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Abstract
Silicon carbide (SiC), in particular its 4H polytype, has long been recognised as an
appropriate semiconductor for producing hostile environment electronics due to its wide
energy band gap, large chemical bond strength and high mechanical hardness. A strong
research foundation has facilitated the development of numerous sensor structures capable of
operating at high temperatures and in corrosive atmospheres. Front-end electronics suitable
for in situ signal conditioning are however lacking.
Junction field effect transistors (JFETs) circumvent the pitfalls of contemporary alter-
native SiC transistor variants and have been found to operate predictably and consistently
under such extreme conditions. This thesis demonstrates for the first time the capability
of producing the necessary stable and high-performance interface circuits from n-channel
lateral depletion-mode (NLDM) JFETs.
The temperature dependence of pertinent bulk 4H–SiC material parameters relevant for
describing the operation of macroscopic JFETs were initially studied. An accurate phe-
nomenological model was developed to account for the variation of the thermal equilibrium
free carrier concentrations. The position of the electrochemical potential and the distribu-
tion of free electron energies were found to change markedly when conduction band non-
parabolicity, higher energy intrinsic bands and extrinsic effects were accounted for. These
in turn were found to influence the determination of p-n junction contact potentials.
The worst case error introduced through use of the Boltzmann approximation when
applied to the channel and gate regions of the JFETs under study, having nominal doping
concentrations of 1× 1017 cm−3 and 2× 1019 cm−3, respectively, were approximately 0.1 %
and 2 %, respectively. A set of efficient and well behaved closed form expressions were
subsequently developed for the free carrier concentrations in the framework of the Joyce-
Dixon approximation (JDA) which are ideally suited for use in circuit simulations.
Expressions for the electron conductively effective mass and an appropriate weighting
function for the momentum relaxation time were subsequently identified. While the con-
ductivity effective mass along the basal plane remained almost independent of temperature
the non-parabolic band dispersion in the direction of principle axis introduced a tempera-
ture variation of 19% and 21% between 25 ◦C and 400 ◦C in the first and second conduction
bands, respectively.
Monolithically integrated 4H–SiC signal-level homo-epitaxial NLDM JFETs, p-n junction
diodes and resistors were electrically characterised between room temperature and 400 ◦C
and their static and dynamic properties studied. Their behaviours were found to be well
represented by macroscopic drift-diffusion models and were in agreement with predictions
based on the bulk material properties. The intrinsic voltage gain of the fabricated JFET
structures with nominal 9 µm gate length, 300 nm channel depth and 250 µm gate width,
under typical bias conditions, was roughly 100. As a consequence of the finite doping con-
centration in the buffer layer beneath the active device channel, with an experimentally
determined value of approximately 3× 1015 cm−3, the devices under study were found to
exhibit a strong body-effect.
The thermal performance of the utilised tungsten capped annealed nickel-titanium and
aluminium-titanium contacts, on highly doped n- and p-type regions, respectively, were in-
vestigated and appropriate methods for their characterisation described. The lowest recorded
value of specific contact resistance was 1.90(50)× 10−5 Ω cm2 with a corresponding sheet re-
sistance of 7.89(9)× 102 Ω/. Lateral current flow through the contact side wall and the
difference in sheet resistance under the contact were found to increase the value of the spe-
cific contact resistance determined from transfer length method (TLM) test structures by
as much as 10% for n-type contacts. While exhibiting much larger contact resistance, the
p-type contacts were found to have negligible impact on device performance due to the high
impedance of the gate-channel and body-channel p-n junctions under typical operation.
Physics based, Simulation Program with Integrated Circuit Emphasis (SPICE) compat-
ible, integrated circuit (IC) consistent compact models were developed that are congruent
with experimental measurements over the aforementioned range of temperature and across
all essential bias levels. Most notably, a self-contained, asymmetric double-gated, non-self-
aligned JFET model was developed that accurately accounts for the body-effect, voltage
dependent mobility and temperature. An accurate yet efficient solver of the charge neutral-
ity equation within each region of the device is utilised to account for incomplete ionisation
of dopants and the temperature dependence of the p-n junction contact potentials. Metic-
ulous agreement with experimental measurements was attained from a minimal number of
input parameters.
The modelled devices were used to simulate pertinent IC building blocks, including sin-
gle stage and differential amplifiers, level-shifters and voltage buffers. The finite body-
transconductance of active load transistors were identified as a major degrading factor for
the voltage gain. Practical methods to circumvent this are discussed with the aid of ap-
propriate small-signal equivalent models. Finally, a design was presented for a two-stage
4H–SiC operational amplifier (op-amp) with direct current (DC) stability over the entire
temperature range of study. Low-frequency small-signal voltage gains of 80 dB and 70 dB
were achieved at 25 ◦C and 400 ◦C, respectively when utilising a ±30 V supply. A closed-loop
non-inverting op-amp configuration with an ideal gain of 11 was then simulated and found
to vary by just 1 % between 25 ◦C and 400 ◦C. Such amplifiers are of great utility and form
the cornerstone of numerous useful and important electronic systems.
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The development of resilient sensors will not only facilitate existing hostile environment
monitoring schemes but will enable deployment within regions that conventional technolo-
gies would otherwise be impractical or impossible to be implemented. Self-contained circuitry
will reduce the need for remote electronics, coolant systems and shielding. This will allow
for a reduction in system size, weight and complexity and eliminate potential failure mecha-
nisms. Envisaged applications for such systems include process control in high-temperature
manufacturing and energy-production industries, such as in nuclear installations and deep
well drilling; detection of gas species within combustion engines, in order to improve fuel
efficiency and reduce harmful emissions; monitoring of active volcanoes, allowing for real
time tracking and provision of early warning systems; for medical and ecological electronics,
where chemical inactivity is paramount; and in the exploration of extra terrestrial planets,
where weight and reliability are pivotal [1, 2].
The maturity of growth and processing techniques are primary limits for any device
technology. Si integrated circuit (IC) technologies are highly mature; unfortunately, even
silicon-on-insulator (SOI) devices remain unsuitable at temperatures exceeding 300 ◦C, un-
der high radiation dose and within chemically aggressive surroundings [2–4]. Conversely,
SiC exhibits relatively strong atomic bonding, high chemical inertness and excellent radia-
tion resilience. Additionally, it possesses excellent mechanical properties, including a Mohs
hardness of 9∗ and a wear resistance of 9.15.† While comparatively immature, it is by far the
most advanced contemporary wide band gap semiconductor technology. While other emerg-
ing technologies, such as group–III nitrides and diamond, profess comparable or improved
performance [5] these are presently less attractive due to cost metrics, growth challenges,
process limitations and reduced thermal stability [4]. Further advantages of using SiC are
that it can be processed with existing IC tools and that is has SiO2 as a native oxide.
SiC has received significant attention from power electronic device designers due to its
high breakdown electric field, thermal conductivity and carrier saturation velocity, enabling
increased power densities and allowing for a considerable reduction in the size and weight
of electronic systems [5]. Its prevalence within the field of hostile environment electronics
continues to grow alongside the emergence of higher quality commercial wafers and an ex-
∗Comparative to 10 for diamond
†Favourable to Al2O3 having a value of 9.00.
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panding research foundation; however, significant investigation is still demanded in order to
achieve long term stability of devices and optimisation of circuits.
SiC bipolar junction transistors (BJTs) have recently been realised [6]. However, being
minority carrier devices they are less predicable at high temperatures and under radiation
exposure, necessitate low resistance contacts to all terminals and require high quality emitter
junction passivation [4]. Additionally, incomplete ionisation of dopants, particularly in the
p-type base region of a n-p-n transistor, can cause significant variation in current gain with
temperature [6, 7].
Despite great efforts, the present quality of SiO2 on and its interface with SiC results in
undesirably high concentrations of fixed oxide charge and interface states, causing a reduction
of inversion layer mobility and threshold voltage instability in metal-oxide-semiconductor
field effect transistors (MOSFETs) [5]. The best reported∗ field effect mobilities fall short
of 200 cm2 V−1 s−1, with the majority below 100 cm2 V−1 s−1. Additionally, the wide band
gap of SiC results in lower potential barriers with SiO2 for both electrons and holes, signifi-
cantly increasing the leakage current through the oxide film compared with Si metal-oxide-
semiconductor (MOS) variants [5].
Excessive thermionic emission also restricts the usefulness of SiC metal-semiconductor
field effect transistors (MESFETs), limiting their operating temperatures to below 400 ◦C [3].
Additionally, thermal degradation of the gate contact metallisation makes it a poor choice
for long term use at elevated temperatures [4].
SiC junction field effect transistors (JFETs) offer the most promising near term solu-
tion for producing stable harsh environment electronics and benefit from a strong existing
research foundation [4, 8]. Current flow involves predominantly majority carriers with the
positive consequences of maintaining performance and stability across a wide temperature
range and remaining relatively insensitive to radiation [9,10]. The p-n junction also provides
excellent electrical isolation from the gate and substrate regions with considerable oppor-
tunity for forward biasing. Depletion mode (DM) device operation imposes a number of
restriction on circuit topologies, although a number of techniques exist that take advantage
of these constraints. Regrettably, p-channel JFETs are burdened by excessively large con-
tact resistances, low dopant ionisation and inferior majority carrier mobilities compared to
n-channel devices. Process limitation also make their inclusion very costly. For these reasons
n-channel devices are the focus of this thesis.
4H-SiC metal-insulator-semiconductor (MIS) gas sensor arrays are in development within
the Emerging Technologies and Materials (ETM) research group at Newcastle University.
Monolithic integration of JFET amplifiers is proposed to further improve the signal-to-noise
ratio (SNR), reduce interconnect parasitics, provide a smaller footprint and lower production
costs [11]. Demand will be placed on circuits to accommodate an extended temperature range
and detriment from exposure to radiation and harsh chemicals, while accounting for intrinsic
and extrinsic material peculiarities and process variations [4].
The remainder of this thesis is organised as follows:
∗Numerous reports are presented biennially at the International Conference on Silicon Carbide and Re-
lated Materials (ICSCRM) and European Conference on Silicon Carbide and Related Materials (ECSCRM)
and published in their proceedings.
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Chapter 2 provides a review of the current literature relating to the various aspects of
interest for this project. A overview of the physical structure and electrical properties of
4H–SiC is initially presented. Pertinent experimental and theoretical data are identified
and discussed. Notable areas of omission are subsequently identified. The physical
operation of the JFET is covered and existing computational models introduced. The
thermal properties of published SiC JFETs are then given and key performance values
examined. Design strategies for n-channel lateral depletion-mode (NLDM) JFETs are
finally outlined and published SiC JFET circuits critiqued.
Chapter 3 presents a set of phenomenological models describing carrier statistics and trans-
port properties as a function of temperature and doping concentration which are suit-
able for describing the operation of macroscopic JFETs. Computationally efficient
models and techniques are subsequently developed that are ideally suited for use by
circuit simulators. The influence of multiple non-parabolic conduction bands is dis-
cussed is detail and a closed-form expressions is developed for the electron thermal
density of states effective mass. A discussion of the temperature dependence of the
electron conductivity effective mass and its influence on anisotropy of electron mobility
is lastly presented.
Chapter 4 starts by providing a outline of the process flow used to fabricate the mono-
lithically integrated 4H–SiC lateral signal-level JFETs and test structures used in this
work. Areas influencing device behaviour are discussed. The impact of contact re-
sistance on device performance is studied with the aid of a modified transfer length
method (TLM) model. The derivation and validation of a set of novel temperature
dependent compact models is presented and validated against experimental electrical
measurements between 25 ◦C and 400 ◦C.
Chapter 5 implements the compact model developed in the chapter 4 using parameters
matched to a fabricated device in order to simulate a number of pertinent amplifier
circuits, including single stage common source (CS) amplifiers, differential amplifiers
and voltage level-shifters. The influence of the body-effect on circuit performance is
studied in great detail. Lastly, a high gain and temperature stable operational amplifier
(op-amp) is demonstrated in both open- and closed-loop configurations.







An understanding of electronic circuits first requires an appreciation of the devices of which
they are comprised. These in turn require knowledge of the relevant electronic properties
of the contributing materials and their dependence on external stimuli. Suitable models are
required in each case which provide an appropriate level of abstraction.
The ability to precisely control the conductivity of a semiconductor through the intro-
duction of impurities and the manipulation of electric fields has allowed a variety of high
performance solid-state devices to be conceived and realised. The robustness of the junction
field effect transistor (JFET) and its relative ease of fabrication makes for a highly appro-
priate pairing with SiC for hostile environment applications. The general theory for their
operation is well understood; however, the behaviour of specific structures can vary greatly
and will depend on the details of their fabrication and the conditions of their operation.
A quantum mechanical treatment is warranted to account for SiC’s electronic properties
which present with distinct dependence on direction, electric field strength and temperature.
Such information is required to assess the impact on device performance and to establish
appropriate mathematical descriptions for their operation.
The first purpose of this chapter is to introduce the nomenclature and known concepts
influencing the operation of 4H–SiC JFETs under envisaged conditions. The second purpose
is to present a discussion of the pertinent published work on devices and circuits and to
identify gaps in the literature with relevance to this work.
2.2 Silicon Carbide
2.2.1 Crystal Structure
SiC is a IV–IV∗ compound semiconductor comprised of a balanced stoichiometry of Si and C
atoms, sp3 hybrid orbitally bonded† to four dissimilar nearest neighbour atoms; the spatial
arrangement of atoms form tetrahedral cells, as are illustrated in Figure 2.1‡ [12]. The short
∗C and Si are isoelectronic [9].
†An electron from the 3s (2s) shell of Si (C) is promoted to its 3p (2p) shell.
‡Minor deviations from the ideal tetrahedra structure occur.
4
LITERATURE REVIEW
(a) SiC4 (b) Si4C
Figure 2.1
Ball and stick models depicting the tetrahedral bonding of Si (gold) and C (grey) atoms as
would occur in bulk SiC.
inter-atomic distances develop a wide fundamental band gap, high chemical bond strength
and excellent mechanical hardness [7]. The difference in the electronegativity of Si and
C atoms, 1.90 and 2.55 in Pauling units, respectively, results in polarised covalent bonds,
whereby electrons are more strongly attracted to the C atoms [13]; the intrinsic polarisation
introduces effects not present in non-polar semiconductors, such as Si or Ge.
While SiC is the only chemically stable bulk compound of Si and C, disturbances in the
growth nucleus facilitate the formation of numerous polytypes∗ with distinct electrical and
mechanical properties. The underlying mechanism by which this occurs is not clear, but is
believed to be a result of either the thermodynamic stability of small-period polytypes within
longer-order structures, the influence of screw dislocations during growth, or a combination
of both of these effects [14,15].
A hexagonal basis can be defined for each SiC polytype and replicated at each site of a
respective simple hexagonal lattice† defined by the direct lattice translation vector
R = ua1 + va2 + wc, (2.1a)
wherein u, v and w are integers and a1, a2 and c are the non-coplaner primitive vectors for
the direct lattice which can be given in terms of primitive lattice constants, a and c, and
cartesian unit vectors, xˆ, yˆ and zˆ, as‡






yˆ, c = czˆ. (2.1b)
Only the lattice constant along the direction of the principle-axis varies markedly between
polytypes, being dependent on the number of bilayers§ in the stacking sequence. The lattice
constants for intrinsic 4H and 6H at 300 K¶ are given in Table 2.1 [19]. Al and N are the
preferred acceptor and donor dopants in both polytypes. Due to the relative difference in
atomic size these values are understandably found to increase slightly with Al concentration
and decrease slightly with N concentration, although by negligible amounts compared with
that due to thermal expansion.
∗Polytypism is a special case of polymorphism, varying in one direction [14].
†Other choices conflict with the conventional notation for directions and planes ubiquitous in literature.
‡Another common choice has the x-axis bisect the angle between a1 and a2 [16–18].
§Bilayers are neighbouring layers of dissimilar atoms aligned along the principle axis.




The primitive lattice constants of intrinsic 4H– and 6H–SiC at 300 K.
Polytype a (Å) c (Å)
4H 3.0798 10.0820
6H 3.0805 15.1151
The corresponding translation vector for the reciprocal lattice is defined as




where h, k and l are integers and a∗1, a∗2 and c∗ are the non-coplanar primitive vectors for




















Crystal directions are conventionally expressed using Miller indices, defined by the small-
est integer multiple of u, v and w to denote a collinear value of R [16]. Conversely, crystal
planes are defined as being orthogonal to reciprocal lattice vectors with Miller indices equal
to the lowest integer multiples of h, k and l to specify a collinear value of G [16]. Given
the hexagonal symmetry present in all SiC polytypes Miller-Bravais indices become more
appropriate as they highlight the presence of equivalent directions and planes; analogous to
the case of Miller indices in cubic systems a plane tangental to a direction shares the same
values for their indices. Miller-Bravais planes, (η, κ, ι, λ), and directions, [υ, ν, τ, ω], each
require four indices which are related to their respective Miller indices by [20]
η = h (2.3a)
κ = k (2.3b)
ι = − (η + κ) (2.3c)
λ = l (2.3d)
and
υ = 13 (2u− v) (2.4a)
ν = 13 (2v − u) (2.4b)
τ = − (υ + ν) (2.4c)










































































A graphical summary of the high symmetry directions and planes in SiC, projected along
the basal plane, using both Miller and Miller-Bravais notation. Commonly referenced
planes include the M–face (blue), A–face (green) and Si–face (red). Corresponding
directions are similarly coloured.
Pertinent directions and planes are presented in Figure 2.2 in terms of both Miller and
Miller-Bravais indices. The centre of each of the six basal plane faces and each of its six
corners constitute equivalent directions [21] which are collectively identified by
〈112¯0〉 ≡ [112¯0] , [2¯110] , [12¯10] , [1¯1¯20] , [21¯1¯0] , [1¯21¯0]
and
〈101¯0〉 ≡ [101¯0] , [011¯0] , [1¯100] , [1¯010] , [01¯10] , [11¯00] ,
respectively. Commonly used face definitions include the A–faces
{112¯0} ≡ (112¯0) , (2¯110) , (12¯10) , (1¯1¯20) , (21¯1¯0) , (1¯21¯0) ,
the M–faces
{11¯00} ≡ (101¯0) , (011¯0) , (1¯100) , (1¯010) , (01¯10) , (11¯00) ,
the Si–face (0001) and the C–face (0001¯).
All polytypes may be characterised by a repeated close packed bilayer stacking sequence
of local Zinc Blende (ABCABC...) and Wurtzite (ABAB...) crystal structures along the
principle-axis∗ [15]. Ramsdell notation offers a terse alternative and is the most commonly
utilised SiC polytype descriptor, whereby an integer denotes the number of bilayers in the
repeated stacking sequence and a letter symbolises the crystal structure as having cubic (C),




A comparison of the commonly utilised descriptors for prevalent SiC polytypes [22, 26].
ABC Ramsdell Jagodzinski Hägg Zhdonov
AB 2H (h)2 +− (11)
ABC 3C (k) + + + (∞)
ABAC 4H (hk)2 + +−− (22)
ABCACB 6H (hkk)2 + + +−−− (33)


































Ball and stick models of the hexagonal bases for three pertinent SiC polytypes, depicting
[0001] stacking of Si (gold) and C (grey) atoms about the (112¯0) plane. Local cubic (k),
local hexagonal (h) and closed-packed (A, B and C) bilayer locations, are indicated.
rhombohedral (R) or hexagonal (H) symmetry [22,23]. In Jagodzinski notation a bilayer may
be described as being cubic (k)∗ or hexagonal (h) with respect to its principle-axis nearest
neighbour centroids [25]. In h layers equivalent sub-lattice positions are present in the layers
above and below (local Wurtzite), while for k layers the positions are different (local Zinc
Blende); as such, k sites describe bilayer translation only while h sites exhibit both bilayer
translation and 180° rotation about the principle-axis [15, 22]. Less utilised notations also
exist that provide a comparable level of abstraction. A comparison of most used notations
is provided in Table 2.2 for the commonly studied polytypes [22,26].
Polytype favourability is strongly dependent on growth metrics and only the 3C, 4H and
6H variants are reproducible enough for large single crystal wafer manufacture [7, 27]. The
bases for these polytype are depicted in Figure 2.3 which indicates the closed-packed, local
cubic and local hexagonal bilayer positions. Theoretical studies suggest that 3C is the most
∗From the German word, kubisch [24].
8
LITERATURE REVIEW
(a) Si–face (0001) (b) C–face (0001¯)
Figure 2.4
Ball and stick models of on-axis non-passivated bulk 4H–SiC crystals for both Si (gold)
and C (grey) terminated surfaces.
stable polytype in its intrinsic form; however, C and Si vacancies were found to improve the
favourability of 4H and 6H, respectively. The results suggest a qualitative agreement with
experiment, whereby 4H and 6H are favoured at high growth temperatures due to enhanced
vacancy formation. 6H–SiC has historically been prevalent in the development of SiC devices
due to the earlier availability of commercial wafers. 4H–SiC is currently regarded as the most
advantageous of the reproducible polytypes, offering the widest energy band gap, shallower
dopant energy levels, lower parameter anisotropy and, overall, higher carrier mobilities [7].
A crystal of 4H–SiC is produced by replicating the basis of atoms illustrated in Figure 2.3b
at each point in a corresponding simple hexagonal lattice. For crystals grown along the
direction of the principle axis the possibility exists for both Si and C terminated surfaces,
as illustrated in Figure 2.4, which are termed the Si–face and C–face, respectively. The
majority of 4H–SiC crystals are in fact grown between 4° and 8° off-axis. The motivation for
this is to introduce closely spaced terraces that provide preferential nucleation points during
crystal growth so as to prevent spurious nucleation [26].
Up to four distinct local bilayer environments are possible as a consequence of non-
equivalent distant neighbours, two of which are local h and two of which are local k. The
eight corresponding atomic sites have been observed in nuclear magnetic resonance (NMR)
spectroscopy measurements [28]. 4H–SiC in particular provides one unique h and one unique
k bilayer; an impurity substituting for one of either Si or C when localised can be in one of
two unique energy states depending on its location.
2.2.2 Electronic Band Structure
The electron wave vector, k, denotes the expected value for an electron wave packet and
can be represented as a point in reciprocal space. The boundary conditions imposed by
the periodicity of the reciprocal lattice in a crystalline solid require values of k to become













An illustration of the first Brillouin zone in 4H–SiC. Grey spheres denote reciprocal lattice
points with nearest neighbours joined by dashed lines. Purple lines represent the
Wigner-Seitz cell of the reciprocal lattice, termed the first Brillouin zone. Green spheres
represent high symmetry points in the Brillouin zone, whose bounding volume denotes the
reduced zone containing all unique states.
energy associated with each k deviates from that of a free electron and includes large regions
of forbidden energy. The highest band of closely spaced levels that is fully occupied at
absolute zero temperature is referred to as the first valence band with the next unoccupied
band called the first conduction band. The region of energy between the bottom of the first
conduction band, Ec,1, and the top of the first valence band, Ev,1 is termed the fundamental
band gap [29]
Eg = Ec,1 − Ev,1. (2.5)
The reciprocal lattice of a hexagonal direct lattice is itself hexagonal∗ with corresponding
lattice constants a∗ = 4pi/(
√
3a) and c∗ = 2pi/c. The Wigner-Seitz cell represents a valid unit
cell of a reciprocal lattice and is termed the first Brillouin zone. For a hexagonal reciprocal
lattice the Brillouin zone is also hexagonal, as illustrated in Figure 2.5. An important
consequence of the symmetry in the Brillouin zone is that wave vectors at equivalent points
have identical corresponding electronic energies. Unlike the lowest three valence bands which
are located at the Γ–point, the minima of the two lowest conduction bands of interest are
located at each of the six equivalent M–points, located at the Brillouin zone boundary [30].
In quantummechanics a particle is described by its wave function. Solving the Schrödinger
equation for a single electron in a periodic potential (a Bloch electron) results in a wave func-
tion similar to that of a free electron but multiplied by a function with equal periodicity as
the Bravais lattice [16]. It is therefore often justifiable to characterise the behaviour of such
electrons using a semiclassical model wherein their masses are modified to account for the
interaction with the crystal potential [31]. The absence of an electron may equally well be
represented by a quasi-particle called a hole exhibiting a positive charge and an appropriate
effective mass [12].
Cyclotron resonance (CR) provides an accurate and direct means of determining the
∗The reciprocal lattice is rotated by 30° with respect to the direct lattice.
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effective masses of carriers in semiconductors about lowest energy band extrema provided
sufficiently high quality samples can be obtained [21]. Volm et al. performed optically de-
tected cyclotron resonance (ODCR) measurements∗ at 1.6 K and 36 GHz at magnetics fields
up to 4 T to determine the individual components of the electron effective mass tensor at
the bottom of the first conduction band of 4H–SiC, obtaining values of 0.33(1), 0.58(1)
and 0.31(1) in units of free electron mass in the M–L, M–Γ and M–K directions, respec-
tively [21]. Son et al., using ODCR performed at 9.23 GHz and 4.4 K, were able to identify
the transverse† and longitudinal hole effective mass relative to the principle axis about the
extremum of the first valence band as 0.66(2) and 1.75(2), respectively, in units of free elec-
tron mass [32]. The slight underestimates of the effective masses determined via theoretical
calculations by groups such as Persson et al. [33, 34] can be attributed to the neglecting of
the polaron effect‡ as well as the assumptions made in their calculations [21,32].
For small changes in k around a conduction band minimum the increase in energy is
approximately quadratic, as it is for free electron [12]; however, for larger values an electron
wave will interact more strongly with the lattice causing the effective mass to increase [9].
A mobile electron in a practical bulk semiconductor in the presence of an electric field will
be scattered after only a small change in k, meaning only a narrow range of energy need
be considered§ being dependent on the maximum temperature and doping concentration of
interest [9].
k.p theory¶ allows approximate analytical expressions for band dispersion around high
symmetry points to be defined. From density functional theory (DFT) band theory calcu-
lations under the local density approximation (LDA), Wellenhofer and Rössler discovered
that the dispersion in the M–K and M–Γ directions for the lowest two conduction bands are
essentially parabolic, and that the hyperbolic model given by‖ [30]











could accurately account for the dispersion along the M–L direction up to 300 meV above
the first conduction band minimum, wherein Ec is the energy of the respective conduction
band minimum and kz, m∗zz and cz are, respectively, the component of k, the effective
mass and the first-order k.p dispersion parameter, in the M–L direction in reciprocal space.
It will later be shown that this represents the appropriate energy range of interest for high
temperature 4H–SiC JFETs. A comparison of this model with the parabolic band model and
the theoretically calculated values of Wellenhofer and Rössler using the DFT-LDA method
is given in Figure 2.6a.
As the rate of increase of energy becomes progressively smaller than the square of the
∗The short carrier scattering times, particularly for holes, for samples produced during this period de-
manded high frequencies and the photo-neutralisation of ionised impurities provided by ODCR for successful
cyclotron resonance CR measurements [32].
†The transverse value is an appropriate average of the two basal plane principle tensor components.
‡A polaron describes an electron or hole coupled to an optical phonon in polar semiconductor.
§This is not the case when ballistic effects or injection of high energy electrons are present.
¶The k.p relation is an approximate solution of the one electron wave equation for a Block wave [35].
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(b) Conduction band density of states
Figure 2.6
A comparison between (a) the DFT-LDA calculations (points), parabolic dispersion
approximation (dashed lines) and hyperbolic k.p dispersion model (solid lines), for the first
two conduction bands in 4H–SiC along M–L and M–K close to the band minima and (b)
the combined density of states from each bands determined using the parabolic (dashed
lines) and hyperbolic k.p (solid lines) models. Reprinted [adapted] from [30].
wave number the effective mass increases, resulting in a greater number of k–space states
within a given energy interval [35, 37], as illustrated by the density of states (DOS) plot
presented in Figure 2.6b. These theoretical results have been confirmed by ballistic-electron
emission microscopy (BEEM) experiments [38].
The difference in energy between the first and second set of equivalent conduction bands
is small enough to cause appreciable occupation of the second set at modest temperature
and thereby influence the electron transport properties. As the DFT-LDA effective masses
for the first set agree well with experiment, the values determined for the second set are also
likely to be accurate [30, 39]. This information can thus be used within phenomenological
models and applied to problems concerned with carrier statistics and transport theory [36].
Spin-orbit interaction∗ and the internal crystal field result in three closely spaced two-
fold spin degenerate valence bands each located at the Γ point in the Brillouin zone [38].
The two uppermost (heavy-hole and light-hole) valence band edges are split due to spin-orbit
interaction, by an amount Eso = 8.6 meV. The third band is separated by the crystal field by
an amount Ecf = 73 meV. While the third band has been found to be essentially parabolic the
lowest two interact rather strongly [30]. Appropriate k.p theory models for their dispersions
have been reported and represented as corrections to the parabolic DOS [40]; however, while
the individual valence bands are not parabolic, the total DOS provided by all three can be
closely approximated by three appropriately chosen parabolic valence bands [30].
∗The spin-orbit interaction results from the coupling between the magnetic dipole field of a spinning




Electrons and holes are Fermions and so are subject to the Pauli exclusion principle. Their
expected thermal equilibrium distributions of energies in a region of a semiconductor can be
appropriately determined from Fermi-Dirac statistics∗ and the DOS in the conduction and
valence bands [12, 41]. Integrating over all states within a set of equivalent parabolic bands
provides expressions for the electron and hole concentrations of


























are termed the effective DOS in the conduction band and valence band, respectively, wherein
mde and mdh represent appropriately averaged DOS effective masses
†, kB is the Boltzmann
constant, h is the Planck constant and T is the absolute thermodynamic temperature; F 1/2
is the Fermi integral of order one-half; EF is the electrochemical potential, more commonly
referred to as the Fermi level‡, denoting the chemical potential of the electrons; and Ev is
the energy of the respective valence band maximum. When the concentration of free carriers
within a band is low enough that the exclusion principle becomes unimportant, the Fermi
integral can be replaced by an exponential,
F 1/2(η) ≈ eη, for η  0. (2.9)
Equation 2.9 is termed the Boltzmann approximation and remains valid provided EF appears
in the fundamental band gap far away from the band edges.
The intrinsic carrier concentration can be attained by applying Equation 2.9 to Equa-







2kBT , for Ev,1  EF  Ec,1. (2.10)
∗This is the most probable distribution for carriers in thermal equilibrium, defined as the arrangement
which can be obtained in the greatest number of ways [31].
†Geometric mean averaged over all equivalent extrema in the Brillouin zone.
‡In non-engineering texts the symbol EF is often strictly used to represent the Fermi-energy, denoting the
highest occupied state at absolute zero, while the symbol µe is used to denote the electrochemical potential.
As µe is used ubiquitously in engineering texts to denote electron mobility the convention of using the symbol
EF in both instances has been adopted.
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Under the condition of non-degeneracy, the n0p0 product remains independent of the dop-
ing concentration [36]; however, the Boltzmann approximation is strictly valid for parabolic
semiconductors. It is possible to derive approximate expressions for non-parabolic and degen-
erate semiconductors by using DOS functions derived from k.p theory within the framework
of the Joyce-Dixon approximation (JDA) [42]. The results are polynomial corrections to
the Boltzmann approximation were the coefficients can be determined using a mixture of
analytical and numerical techniques.
The band gap energy is the dominant term in Equation 2.10 which is itself a function
of temperature due to lattice dilation and increased electron-lattice interactions [16, 37, 43].
For 4H–SiC this variation can be approximated by the empirical expression [43,44]




A comparison of the intrinsic band gap energy and and intrinsic carrier concentration in Si
and 3C–, 4H– and 6H–SiC as a function of temperature, assuming singular sets of parabolic
conduction and valence bands, is illustrated in Figure 2.7 and demonstrates 4H–SiC’s supe-
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Figure 2.7
Variation of (a) the intrinsic fundamental band gap energy, Eg, and (b) the intrinsic carrier
concentration, ni, with temperature, T, for three pertinent SiC polytypes and Si, assuming
singular sets of parabolic conduction and valence bands. Reprinted [adapted] from [44].
Monovalent impurities in SiC† are coerced to share the same tetrahedrally bonding ar-
rangement as the host lattice. In the case of donors this forces one of their five valence
∗The non-parabolic nature of band edges causes this simple assessment to break down at elevated tem-
peratures.
†Monovalent acceptors and donors are located in group III and V of the periodic table, respectively.
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electrons to occupy a higher energy anti-bonding state that would otherwise represent a
conduction band state. The occupation, however, lowers this state’s energy slightly such
that it appears as a localised level below the conduction band edge [45]. Such a donor level
is described as being neutral if filled by an electron and positively charged if empty [12].
An analogous situation exists for monovalent acceptors. An acceptor level is, conversely,
neutral if empty and negatively charged if filled by an electron [12]. At finite temperatures
the system is dynamic with excitation from and capture by impurities continuously taking
place [9, 37]. The concentrations of donor electrons in the conduction band and acceptor
holes in the valence band can, however, be statistically determined.
Substitutional∗ N and Al provide relatively shallow monovalent donor and acceptor levels
in 4H–SiC, replacing C and Si atoms, respectively, each having two non-equivalent sites. Con-
sequently two ground-state energies should be observed for each impurity† [48]. Strong evi-
dence exists that support site occupancy being evenly weighted between the non-equivalent
sites [49]. The situation for donors is further complicated by the presence of multiple equiv-
alent conduction bands whose combined 1s like ground-state wave function is comprised of
the wave functions of six separate electron states. Valley-orbit coupling‡ raises the energy of
the four non-symmetric electron states [50] resulting in two ionisation energies for each non-
equivalent donor site. Notably, as the wave function associated with each non-interacting
impurity is highly localised only one of the six states can be occupied at any instance [46];
thus, the higher energy states are analogous to excited states.
The wide range of reported ionisation energies for N and Al in the literature for 4H–SiC
can be attributed to varying crystal quality and the underlying assumptions made in their
determination [49]. The most reliable values for the ground-state energies of N on h sites
is provided by Ivanov et al. attained through the matching of excited states from photo-
thermal ionisation and infrared absorption spectra with values predicted by the effective
mass approximation. These provide values for Ed,h(A1) and Ed,h(E) of 61.4(5) meV and
54.0 meV below the conduction band, respectively [51]. A follow-up study using donor-
acceptor pair luminescence measurements on high quality N and Al samples provided a k
site energy, Ed,k(A1), of 125.5(1) meV and acceptor energies, Ea,h and Ea,k, of 197.9(1) meV
and 201.3(1) meV, for h and k sites, respectively [52]. The ground-state separation of Ed,k(E)
from Ed,k(A1) has been reported elsewhere to be 11 meV [26].
Interactions between the free carriers and the ionised impurities as well as those between
these carriers and optical phonons, present with a decrease and increase of the conduction
band and valence band edges, respectively [53]. The change in the conduction band and
valence band edges with increasing doping concentrations have been studied by Persson et
al. accounting for the various interactions between the majority carriers, minority carriers
and impurity atoms [53]. A set of parameterised closed form expressions were determined
∗The ionisation energy of interstitial impurities are typically far greater than the band gap energy [36].
†The site dependence on ionisation energies is a consequence of the Kohn-Luttinger effect [46,47].
‡The portion of a defect potential localised within a unit cell is known as a central cell correction. This




































Empirical fit to band theory calculations of the variation in the conduction band minimum,
∆Ec, and valance band maximum, ∆Ev, in 4H–SiC due to (a) ionised donors, N+d , and (b)
ionised acceptors, N−a . Reprinted [adapted] from [53].
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for n-type and p-type 4H–SiC, respectively, where N+d and N
−
a represent the ionised donor
and acceptor concentration, respectively, with units of cm−3 [53]. Plots of Equation 2.12
are presented in Figure 2.8. The band gap narrowing effects are essentially insensitive to
the dopant species and therefore can be treated as depending on concentration only [9].
While these expressions are strictly valid for doping concentrations above 1018 cm−3 and
at low temperatures they are suggested to be suitable outside of these limits [53]. Due
to the interdependence of the extrinsic band gap and ionised impurity concentration self-




The electron transport properties within the channel region of a macroscopic n-channel JFET
will closely follow the behaviour of the underlying bulk semiconductor. The electron drift
current density is proportional to the average drift velocity of the electron charge density,
vd, whose value is related to the applied electric field,E , by a proportionality factor termed
the electron drift mobility, µe, according to the expression [54]
〈vd〉 = −µeE . (2.13)
An electron in a perfect crystal, accelerated by an applied electric field will pass succes-
sively between corresponding edges of the Brillouin zone. In practice, however, the electric
field established by changes in the periodic lattice potential by imperfections can alter the
momentum of electrons after small changes in their wave vector [9]. The rapidly varying
potential requires a quantum mechanical treatment to determine the resulting distribution of
carrier momentum and energy which in turn depend on the density of unoccupied quantum
states and the requirements of conservation of momentum and energy [35].
In the context of the relaxation-time approximation (RTA) of the Boltzmann equation
the momentum relaxation time, τm, represents the time required to randomise the carrier
momentum∗. An effective momentum relaxation time is attained by combining the influence





Using measurements of Hall mobility, µH, Pernot et al. were subsequently able to approx-
imately quantify the influence of the pertinent scattering mechanisms in extrinsic 4H–SiC
for various impurity concentrations and temperatures. The results corresponding to typ-
ical doping concentrations used for the n-type channel and p+-type gate regions of a ho-
moepitaxial JFET are presented in Figure 2.9 and consider the influence of intra-valley
longitudinal† acoustic phonon‡ (ac), ionised impurity (ii), neutral impurity (ni), polar opti-
cal phonon (pop), non-polar optical phonon (npo) and inter-valley phonon (iph) scattering
mechanisms [20,57].
The characteristic behaviour in Figure 2.9a for the moderately doped (1017 cm−3) n-type
sample is consistent with the stepwise power law model presented by Scozzie et al. for
a similarly doped sample which found mobility to vary as T−1.2 between 100 K and 200 K,
T−1.7 between 200 K and 300 K and T−2.4 between 300 K and 600 K [58]. In the temperature
range of interest in this study, approximately 300 K to 700 K, it is seen that intra-valley polar
optical, intra-valley acoustic and inter-valley phonon scattering have appreciable influence
on the measured electron Hall mobility, each accelerating the decrease in mobility from
approximately 480 cm2 V−1 s−1 to 70 cm2 V−1 s−1.
For the highly doped p-type sample in Figure 2.9b the mobility is dominated at low
∗In the specific case of isotropic scattering this is equivalent to the mean time between collisions.
†Referring to the direction of displacement with respect to the direction of propagation of energy.



















































Experimental Hall mobility, µH, (points) for (a) moderately N doped (1017 cm−3) and (b)
highly Al doped (1019 cm−3) 4H–SiC samples as a function of absolute thermodynamic
temperature, T, alongside theoretical fits (solid lines) determined from approximate
solutions to the Boltzmann equation with the relaxation time approximation, considering
contributions from to intra-valley longitudinal acoustic phonon (ac), ionised impurity (ii),
neutral impurity (ni), polar optical phonon (pop), non-polar optical phonon (npo) and
inter-valley phonon (iph) scattering mechanisms (dashed lines). Reprinted [adapted]
from [20,57].
temperatures by neutral impurity scattering on account of the high degree of incomplete ion-
isation of acceptors. At higher temperature acoustic phonons and non-polar optical phonons
have a stronger influence on the mobility. At 300 K the hole Hall mobility was measure to
be around 20 cm2 V−1 s−1 which drops to about 10 cm2 V−1 s−1 at 500 K.
At low electric fields the increase in drift velocity is roughly proportional. High electric
fields impart more energy to the electrons which can be described as having an electron
temperature higher than that of the lattice. For sufficiently large electric field strengths the
drift mobility will depart appreciably from its low-field value [36]. Using the conductance
technique Khan and Cooper calculated the electron drift velocity as a function of electric field
strength for a 1017 cm−3 N doped 4H–SiC sample cut 8° off-axis from the basal plane [59].
Self-heating was mitigated through appropriately timed pulse measurements. Additional
corrections were made to account for spreading resistance and the varying encroachment of
the depletion layer between the active channel and the low acceptor-doped buffer epilayer.
The measured values at 296 K and 593 K are presented in Figure 2.10.






















Experimental electron drift velocity, vd, as a function of electric field strength,E , for a
1017 cm−3 N doped 4H–SiC sample 8° off-axis from the basal plane (points) and
semi-empirical model fits for Equation 2.15 (lines) at 296 K and 593 K. Reprinted [adapted]
from [59].
where µe,0 represents the low field mobility, vd,sat is the electron saturation velocity∗ and
β is a fitting parameter. Some uncertainty is introduced into the result with the assump-
tion of a unity Hall-factor, although this is expected to be a reasonable approximation for
this sample [61]. An additional uncertainty comes from the ±10 % accuracy in patterning
the constricted channel region. A best fit to the data shows that at 296 K the velocity
should approach a maximum value of 2.2× 107 cm s−1 for an electric field strength slightly
above 3.5× 105 V cm−1, reducing to 1.6× 107 cm s−1 at 593 K for a field strength of ap-
proximately 2× 105 V cm−1. The low-field mobility at each temperature was determined
to be 450 cm2 V−1 s−1 and 130 cm2 V−1 s−1, respectively. The fitting parameter was found
to be 1.2 and 2.2, respectively [59]. The electric field necessary to introduce a 1 % and
5 % reduction in mobility at room temperature should therefore be expected to be around
8.7× 103 V cm−1 and 1.86× 104 V cm−1, respectively [59].
The field-dependent mobility model is also suitable for low to medium frequency large-
signal analysis, as the time required for a steady-state to be achieved between the electrons
and the lattice is far shorter than the periods of signals under consideration and the distance
travelled by carriers in this time is far shorter than the dimension of the device channels [35].
2.2.5 Resistivity
The resistivity†, ρ, of an n-type semiconductor varies with temperature. Using a semi-classic
treatment its value depends on the concentration of free electrons, n, and their drift mobility,
∗Monte-Carlo calculations employing DFT derived conduction band DOS values indicate that in 4H–SiC
velocity saturation at high electric field strengths is not maintained [60]; however, these values are well above
those experienced by electrons under consideration in this study.
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A 3.5× 1015 2.4
B 2.2× 1017 0.6
C 1× 1019 0.15
D 4× 1019 0.4
Figure 2.11
Van der Pauw resistivity, ρ, measurements as a function of absolute thermodynamic
temperature, T, for a range of N doped 4H–SiC samples, as deduced from Hall effect
measurements. Reprinted [adapted] from [48].





Using mesa-etched van der Pauw structures, Ferreira da Silva et al. measured the resis-
tivity of a collection of N doped 4H–SiC samples with electrically active impurity concentra-
tions, as deduced from Hall effect measurements, between 3.5× 1015 cm−3 and 4× 1019 cm−3
in the temperature range 6 K to 900 K. The results of the various samples are presented in
Figure 2.11 [48].
Sample A and B, representing low and moderate doped conditions, respectively, show
a wide variation of resistivity with temperature. At very low temperatures the increase in
carrier concentration, due predominantly to dopant ionisation and the resulting decrease
of neutral impurity scattering, provides a decrease in resistivity with increasing tempera-
ture. The exhaustion of unionised donors and the increased influence of the various phonon
scattering mechanisms eventually cause the resistivity to increase, with the turning point
dependent upon the doping concentration.
The highly doped samples, C and D, are representative of the ion implanted regions
formed prior to ohmic contact formation. At these concentrations the individual donor levels
have spread markedly to form a band due to a strong overlap of their wave functions. The
approximate constancy of the resistivity in the low temperature regime for these samples
is indicative of impurity delocalisation and metal-nonmetal transitions∗ [48]. An electron
paramagnetic resonance (EPR) study on net 1× 1019 cm−3 N doped 4H–SiC supports the
notion of a delocalisation of donor band states. A finite energy separation of roughly 40 meV
between delocalised donor states and the conduction band was, however, still observed at




around 100 K [62], suggesting that the band for donors on the k sites has not yet merged with
the conduction band and that these levels remain moderately localised. This is consistent
with the decrease in resistivity for sample C at high temperature due to thermal excitation
to the conduction band. Sample D, however, demonstrates a strong metal to non-metal
transition.
2.3 Junction Field Effect Transistors
2.3.1 Introduction
In a JFET, the flow of majority carriers from the source to the drain end of a region of
extrinsic semiconductor, termed the channel, correlates with the modulation of the channel
resistance by a p-n junction depletion region whose complementary terminal is called the
gate [12]. The shared region of semiconductor on which integrated circuit (IC) devices are
formed provide a second p-n junction which can be controlled via an additional body terminal
and subsequently acts as a second gate∗. A schematic cross-section for a typical lateral JFET
is illustrated in Figure 2.12.







A schematic cross-section for a simple lateral junction field effect transistor. Majority
carriers flow from the source along the channel to the drain. The channel resistivity is
modulated by the gate-channel and body-channel p-n junctions.
The concept for the JFET was proposed by William Shockley† in 1952‡ [63]. An approx-
imate one-dimensional treatment was utilised to predict the electric potential along and thus
the current through a device channel under external bias. Dacey and Ross fabricated the
first devices the following year and identified the importance of field-dependent mobility on
device operation [64]. The 1960’s provided discussions of more general device structures, but
predominantly relied on the assumptions originally proposed by Shockley [65–67]. In 1970
Kennedy and O’Brien [68] and Kim and Yang [69] performed numerical two-dimensional
calculations for various device geometries to ascertain the conditions leading to channel
pinch-off and the impact and consequences of velocity saturation in Si devices.
∗This is often referred to as a back-gate and the process by which a JFET in influenced by this junction
is termed the body-effect.
†Shockley became a Nobel laureate in 1956 for his contribution to the development of the bipolar junction
transistor (BJT) which he invented eight years prior.
‡This is the origin of the field effect transistor (FET) terminal names: drain, gate, source.
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While the adoption of the JFET has been thwarted by the success of the metal-oxide-
semiconductor field effect transistor (MOSFET) and the BJT, it has continued to find use in a
number of high performance application, most notably within analogue front-end amplifiers.
An expanding interest into hostile environment electronics is generating renewed interest
with wide band gap semiconductors such as SiC proving to be an apt pairing.
2.3.2 Theory
Shockley’s solution to describing current flow within a JFET was to separate the channel into
many thin slices that could justifiably be analysed in one-dimension [63]. This simplification,
termed the gradual channel approximation (GCA), requires that the potential contours in
the channel be roughly perpendicular to the direction of current flow while those in the
depletion region should lie parallel to it. These conditions can be justified in certain device
structures under a specific range of bias conditions, but becomes increasingly invalid for
rapidly changing space charge widths. Due to the depletion of carriers within the space
charge region its resistance is significantly larger than the quasi-neutral bulk regions, allowing
the gate epilayer and body epilayers to be treated as equipotential surfaces [70]. The potential
at each point along the channel can then be determined from the solution of a separable
first-order non-linear homogeneous ordinary differential equation.
The principle of detailed balance requires the Fermi level to be constant across a p-n
junction in thermal equilibrium [9]. Majority carriers in the vicinity of the p-n junction
diffuse across it, thereby uncovering a region of ionic space charge in its vicinity. The
resulting electric field, directed from ionised donors to ionised acceptors, raises the potential
of the n-type region with respect to the p-type region, with the resulting contact potential
bringing the net movement of each carrier type to zero [9, 31].
Gauss’ law provides a relationship between the volume charge density, ρ, and electric
field, E . When written in terms of electric potential, φ, it is commonly referred to as the









e(n− p+N−a −N+d )
εs
, (2.17)
where εs represents the semiconductor permittivity and e the elementary charge. A p-n junc-
tion formed between homogeneous epilayers may be accurately described using the abrupt
junction approximation (AJA). Setting the reference position to the metallurgical junction,
extending the n-region in the positive direction and choosing the reference potential at minus
infinity, the free hole and electron concentrations under the Boltzmann approximation may
be appropriately expressed as [36,71]









respectively, where pp0 and nn0 represent the equilibrium majority carrier hole and electron
concentrations in the quasi-neutral regions and φ0 is the contact potential. As the Fermi level
in the depletion region is, except close to the quasi-neutral regions, well below and above
the donor and acceptor levels, respectively, all impurities here can be assumed ionised.
Even when applying the AJA the second-order non-linear differential equation of Equa-
tion 2.17 cannot be solved analytically. From Equation 2.18, the compensating effect of
the mobile carriers is limited to approximately a Debye length at each end of the depletion
region and constitute a potential difference of the order of the thermal voltage, φT [12]. Due
to the relative size of φT compared with φ0 in 4H–SiC the abrupt depletion approximation
(ADA) may be conveniently adopted to achieve an approximate analytic solution∗. Taking
x equal to zero at the metallurgical junction and setting n and p equal within the depletion





for −Wp ≤ x ≤ 0




for −Wp ≤ x ≤ 0
for 0 ≤ x ≤Wn
(2.19b)
φ(x) =
eNa(x+Wp)2/(2εs)φ(0) + eNd(Wn − x/2)x/εs
for −Wp ≤ x ≤ 0
for 0 ≤ x ≤Wn
(2.19c)
where Wp and Wn are the depletion widths into the p- and n-type region, respectively. A
qualitative illustration of the effect of applying the ADA on the charge density across for a
p+-n junction is given in Figure 2.13.



























A qualitative illustration of the net charge distributions though an abrupt p+-n junction,
including electron and hole concentrations (solid lines) and using the abrupt depletion
approximation (dashed lines) [12].
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For the net dipole charge to equal zero the depletion region must extend further into
the lower doped side of a p-n junction [63]. For homogenous epilayers with Na > Nd
the charge density will resemble that shown in Figure 2.13. Plots of Equations 2.19b and
2.19c are presented in Figure 2.14 using typical device doping concentrations for a gate-
channel junction (Na = 2× 1019 cm−3, Nd = 1× 1017 cm−3 and φ0 = 2.95 V) and a body-
channel junction (Na = 2× 1015 cm−3, Nd = 1× 1017 cm−3 and φ0 = 2.81 V) of an n-channel
JFET [72]. By choosing Na to be 200 times larger than Nd almost all of the potential in
Figure 2.14a is seen to appear over the channel region. Similarly, in Figure 2.14b the majority
of the potential is dropped over the low doped body epilayer; however, the absolute value of
the depletion width extending into the channel seen here is comparable to that produced by
























































Calculated electric field,E , and electric potential, φ, of an abrupt p-n junction, using the
abrupt depletion approximation, for (a) Na = 2× 1019 cm−3 and Nd = 1× 1017 cm−3 with
φ0 = 2.95 V and (b) Na = 2× 1015 cm−3 and Nd = 1× 1017 cm−3 with φ0 = 2.81 V. The
reference position has been set to the metallurgical junction and the reference potential has
been set to minus infinity. Purple and green indicate p and n regions, respectively.
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For a step junction, any externally applied voltage will be similarly distributed across
the junction [41]; the variation of depletion width into the channel epilayer can therefore be












(φ0 − V )
]1/2
, for Na  Nd, (2.20b)
where V represents the voltage applied to the p side with respect to the n side of the junction∗.
The maximum forward bias applied to the gate with respect to the channel is limited to the
value of the contact potential for the junction, although this is not strictly achievable due
to excessive leakage current prior to reaching this value [12].
Using the expression for the depletion width given in Equation 2.20b the instantaneous
channel current in a n-channel JFET under the assumption of the GCA for a single gated











(φ0 − vGS + vDS)3/2 − (φ0 − vGS)3/2
]}
, (2.21)
where Z denotes the channel width, L is the channel length, a is the channel depth and
vDS and vGS are the instantaneous drain-source and gate-source voltages, respectively. The
instantaneous drain-source and gate-source voltages can be separated into bias voltages
VDS and VGS, respectively, and signal voltages, vds and vgs, respectively. Similarly, the
instantaneous channel current is comprised of a bias current, IDS, and a signal current, ids.
Simultaneous solutions to both the continuity and Poisson equations in two-dimensions
have been numerically performed by Kennedy and O’Brian using finite difference methods
for a range of Si n-channel JFET structures [68]. Figures 2.15 to 2.19 present the results
of their calculations for a short channel device with a gate length 2.5 times greater than its
channel depth. The drain, gate and source terminals in the following channel cross-sections
are denoted by the letters D, G, and S, respectively. In Figures 2.15 to 2.17 the solid lines
within the n-type channel region represent 50% depletion of the majority carriers, while
the dotted lines correspond with 10% and 90% depletion contours. In Figure 2.18 the solid
line in the n-type channel again represents 50% depletion of the majority carriers, while the
dotted lines represent contours of constant potential.
Figure 2.15a shows the expected shape of the channel depletion region under the assump-
tion of constant electron mobility for equal gate-source and gate-drain voltages sufficient to
achieve strong channel pinch-off. Figure 2.15b provides the distribution after the removal of
the gate-source voltage while maintaining the gate-drain voltage and identifies that for an
applied drain-source potential close to the expop† value an appreciable conductive channel
remains between the source and drain ends of the device, albeit depleted by between 50%
∗The resistance of the depletion region is assumed to be much larger than the quasi-neutral regions.
†The point of channel pinch-off determined after extending the gradual channel approximation past its


















(b) VDS = 5 V, VGD = −5 V, VGS = 0 V
Figure 2.15
Simulated mobile electron distributions in the n-type channel of a Si JFET with gate a
length 2.5 times greater than its channel depth, calculated from simultaneous solutions to
both the continuity and Poisson equations in two-dimensions for a range of drain-source,
gate-drain and gate-source bias voltages, VDS, VGD and VGS, respectively, assuming
constant electron mobility. Solid lines within the channel represent 50% depletion of the
majority carriers while the dotted lines correspond with 10% and 90% depletion contours.
Reprinted [adapted] from [68].
and 90% [68]. Notably, under the assumption of constant mobility the electron concentration
in the channel was only ever found to be below the equilibrium value, as allowing transport
at any speed prevents charge accumulation from taking place.
From Figures 2.16a–c it can be seen that increasing the drain-source voltage beyond the
expop expands the depletion region towards the source. The continued presence of a finite
channel allows further increase in channel current with channel voltage. In Figures 2.16d–e
it is then seen how a negative gate-source voltage further depletes the channel.
Figure 2.17 present the corresponding results after including the influence of field-dependent
mobility. Before the previous pinch-off condition is achieved the mobile carriers were found
to reach their saturation velocity, whence further increase in channel voltage was unable to
provide an increase in current density. Additionally, accumulation and depletion of carriers
at the source and drain sides of the pinch-off region, respectfully, was found to establish a
potential altering dipole layer in such a way as to ensure current continuity along the chan-
nel. The carrier accumulation was also found to impair the encroachment of the depletion
region towards the source. In situations where the gate length is kept sufficiently long so
as to ensure the electric field remains below the critical value these effects will be absent;
however, the average electric field is still expected to have an impact on carrier mobility and
thus the magnitude of the channel current [12].










































(e) VDS = 7 V, VGD = −9.42 V, VGS = −2.42 V
Figure 2.16
Simulated mobile electron distributions in the n-type channel of a Si JFET with gate a
length 2.5 times greater than its channel depth, calculated from simultaneous solutions to
both the continuity and Poisson equations in two-dimensions for a range of drain-source,
gate-drain and gate-source bias voltages, VDS, VGD and VGS, respectively, assuming
constant electron mobility. Solid lines within the channel represent 50% depletion of the
majority carriers while the dotted lines correspond with 10% and 90% depletion contours.










































(e) VDS = 7 V, VGD = −9.42 V, VGS = −2.42 V
Figure 2.17
Simulated mobile electron distributions in the n-type channel of a Si JFET with gate a
length 2.5 times greater than its channel depth, calculated from simultaneous solutions to
both the continuity and Poisson equations in two-dimensions for a range of drain-source,
gate-drain and gate-source bias voltages, VDS, VGD and VGS, respectively, assuming
field-dependent electron mobility. Solid lines within the channel represent 50% depletion of
the majority carriers while the dotted lines correspond with 10% and 90% depletion
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(b) field-dependent mobility
Figure 2.18
Simulated potential distribution in the n-type channel of a Si JFET with gate a length 2.5
times greater than its channel depth, calculated from simultaneous solutions to both the
continuity and Poisson equations in two-dimensions for gate-source and drain-source bias
voltages of VGS = 0 V and VDS = 5 V, respectively, assuming (a) constant and (b)
field-dependent electron mobility. Solid lines within the channel represent 50% depletion of
the majority carriers while the dotted lines represent contours of constant potential.
Reprinted [adapted] from [68].
of constant or field-dependent mobility and biased with gate-source and drain-source of
0 Vand 5 V, respectively, are presented in Figure 2.18. Despite the wider channel opening in
Figure 2.18b a larger proportion of the voltage was found to appear in the region between
the gates. This is a consequence of the lower carrier mobilities and translates into a higher
channel resistance. Towards the centre of the channel, up to approximately half the length
of the channel depth from the ends of the gate, the contours in both cases were found to
satisfy the GCA, consistent with the prediction by Shockley. Strictly, the condition can be







where b represents the depth of the active channel region calculated using the ADA. The
breakdown in the GCA at either end of the gate resulted in depletion layer widths there that
are substantially smaller than that predicted by a one-dimensional analysis.
A comparison of Kennedy and O’Brian’s numerically calculated channel current as a
function of channel voltage with Shockley’s approximate analytic analysis, assuming constant
electron mobility, is presented in Figure 2.19. A key observation is that the GCA appears
reliable at low voltages, but predicts a non-physical transition into saturation. As pinch-off
is approached, the electric field along the channel becomes comparable to that in the space























Simulated volt-ampere characteristics for a n-channel Si JFET with gate a length 2.5 times
greater than its channel depth, calculated from simultaneous solutions to both the
continuity and Poisson equations in two-dimensions (purple line) and using Shockley’s
approximate analytic 1-dimensional (below expop) and 2-dimension (above expop)
techniques, for a gate-source bias voltage of 0 V and assuming constant electron mobility.
Reprinted [adapted] from [68].
provided by Shockley, valid in strong saturation only, shows qualitative agreement with the
numeric calculations with the current continuing to increase in a non-linear manner beyond
the expop [68].
When an analytic expression is required the GCA can prove suitable prior to current
saturation, but is physically unsuitable above pinch-off. A commonly employed approach is
to use the drain-source voltage corresponding to the expop, termed the drain-source satura-
tion voltage, in place of drain-source voltage when larger than this value [74]; this has the
effect of maintaining the channel current at its expop value. Unfortunately, this approach
fails to account for the finite output resistance in this region. Wu [75] has been successful in
eliminating the discontinuities seen in two-part Shockley’s analytical model through a curve
fitting process; however, the solutions are very complicated and non-physical.
An accurate description of the channel potential beyond pinch-off requires that the Pois-
son equation be solved in two dimensions subject to complicated boundary conditions. In
order to provide a continuous closed form solution Grebene and Ghandhi made use of the
depletion approximation and the simplifying condition that beyond pinch-off the channel







where the carriers are assumed to travel at their saturation velocity, vd,sat [74]. While the free
carrier concentrations in the high field region was shown to deviate form the equilibrium value
they showed that this did not greatly affect the calculations. An immediate consequence is
that the voltage needed to achieve pinch-off at the drain is reduced below that of the expop;
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however, because the value of bmin is typically very small in comparison to the channel
depth this will have little impact on the discussion. The region between the source end of
the channel and the pinch-off point, with length L1, is appropriately calculated under the
framework of the GCA while the remaining channel length, L2, is solved using the two-
dimensional Poisson equation with boundary conditions chosen to ensure continuity of the
potential across the two regions.
In the specific case of a two gated symmetric device the narrow channel region will
experience no net flow of charge across the line of symmetry. Splitting the device in half
along this line the allows it to be treated as two separate single gate devices; the schematic
cross-section for one device half is illustrated in Figure 2.20.
An approximate solution to the two-dimensional Poisson equation subject to the chosen







where vDS,sat is the instantaneous drain-source saturation voltage and the critical electric
field,E c, was defined the point of which the velocity attains 95% of vd,sat. Subsequently, the
output resistance was approximately determined as























An illustration of the two part channel depletion model of Grebene and Ghandhi beyond
channel pinch-off, developed in the framework of the abrupt depletion approximation,
where L is the channel length, a is the channel depth, Wn is the depletion width in the
n-type channel and b is the active channel depth. The depletion width in region 1, of
length L1, is calculated in the framework of the gradual channel approximation, while in
region 2, of length L2, it is solved using the two-dimensional Poisson equation with
boundary conditions chosen to ensure continuity of the potential across the two regions.
Reprinted [adapted] from [74].
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temperature dependence of the output resistance, confirmed by experimental measurements,
showed it to increase approximately linearly with temperature [74].
Very few JFET compact models have been presented, none of which are sufficiently
comprehensive enough to accurately model the integrated circuit devices of interest to this
work. While not the first to outline a model for an asymmetric dual gate JFET in the
framework of the GCA, Van Halen appears to have been the first to address the mathematics
specific for independent biasing [76]. The description of operation is analogous to that
proposed by Shockley, but includes an additional term in the separable first-order non-linear
homogeneous ordinary differential equation to account for the reduction in active channel
depth by a second independent gate. While identifying its suitability for use in Simulation
Program with Integrated Circuit Emphasis (SPICE) models the focus of his first paper was on
a manual sequential parameter extraction methodology. This relied on major simplifications
of the model equations and special characterisation techniques to be performed [76]. The
simplification did enable him to outline how a voltage-controlled voltage-source (VCVS),
when connected to the gate of the single gate SPICE JFET primitive, could account for the
influence of a second gate potential, although this came at the expense of five experimentally
determined fitting parameters.
These inadequacies were addressed in a subsequent paper which identified that an entirely
new model, devoid of the restrictions of the primitive SPICE JFET model, was needed [77].
He was however unable to achieve a closed form solution for channel voltage at the expop
point when field-dependent mobility was included [77].
Applying to Van Halen’s model the same simplifications as performed in deriving the
SPICE primitive JFET model from Shockley’s model [78] Ding was able to derive a closed
form two-part piecewise model that included independently controlled top and bottom gates
that also accounted for field-dependent mobility when using an approximate drift velocity
expression of the form
vd =
µe,0E
1−E /E c , (2.26)
whereE c = vd,sat/µe,0 represents the critical electric field at which the free-carrier velocity
becomes saturated [79]. Specifically, he found that by expanding the square root terms of
Wn for both gates and retaining the first two terms prior to integrating along the channel
that the resulting form provided a explicit solution for the drain-source saturation voltage.
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wherein φ0,t and φ0,b are the top and bottom gate contact potentials; vBS denote the in-
stantaneous bottom-gate voltage with respect to the source potential, comprised of bias and
singnal voltages VBS and vbs, respectively; and Na and Nb are the top-gate and bottom-gate
net doping concentrations, respectively.
The turn-off voltage can be subsequently determined by setting the channel height at
the source end to zero which provides the expression












The series expansions unfortunately have the undesirable effect of progressively under-
estimating the channel current as the gate-source voltage is increased above the turn-off
voltage. Reasonable accuracy was achieved when applied to devices with gate lengths a
low as 4 µm, although this will have invariably resulted in non-physical parameter values.
Much like the SPICE primitive, this model becomes unsuitable for medium and long channel
devices, increasingly so for those with large negative turn of voltages.
2.3.3 Experiment
The impracticality of diffusing dopants to form sufficiently deep gate and channel regions
and the poor quality of those formed through ion implantation has prompted the ubiquitous
adoption of epilayers for producing SiC JFETs. The low current and voltage requirement of
signal level JFETs circumvent the need for complex structures typically adopted for power
devices [80] and allows channel and gate regions to be formed from single homogenous
epilayers. Devices intended for use in IC applications are subsequently required to have
lateral channels and top mounted contacts. Unsurprisingly, the typical structure of n-channel
lateral depletion-mode (NLDM) JFETs found in the literature closely resembles Figure 2.12.
Variations in electrical characteristics do arise however on account of the device dimension
and the choice of epilayer doping concentrations.
Acceptable quality SiC wafers became commercially available toward the end of the
twentieth century. Subsequently, Scozzie et al. were some of the first to publish experimental
33
LITERATURE REVIEW
characteristics of 4H–SiC JFETs, reaching temperatures as high as 400 ◦C [58,81,82]. While
their choice a buried gate structure is not compatible with IC fabrication the device operation
is comparable to top gated variants. The nominal channel length, width and depth adopted
were 5 µm, 1 mm and 0.2 µm, respectively. The buried gate epilayer was determined to
have a net active Al acceptor doping concentration of 1.6× 1018 cm−3 while the N donor
concentration in the channel was found to be 2.4× 1017 cm−3.
The quoted graphically extracted turn-off voltages measured approximately−6.5 V which
agrees well with the one-dimension p-n junction theory for a step junction previously dis-
cussed [58]. A pertinent observation, however, is that ratio of the gate and channel doping
concentrations will result in a large portion of the applied voltage not appearing on the
channel side of the junction, thereby degrading the intrinsic gain of the device. They were
successful in attributing the non-linear variation of the channel current with temperature to
the combined influence of dopant ionisation, electron mobility and gate-channel p-n junc-
tion contact potential. The resulting saturation currents for zero applied gate-source bias,
iDSS, are presented in Figure 2.21. Using the observed value of iDSS at room temperature, a
corresponding value for the Hall effect mobility and a basic two level donor model they were
able to estimate the donor ionisation as approximately 69 %.
While long identified as being suitable for use at high temperature and in environments
exposed to high doses of radiation, attention for many years following became largely focused
on exploiting SiC for high voltage power electronics applications. The maturity of growth
and processing techniques and the emergence of a niche yet high profile market for resilient
electronics has caused a resurgent interest by a small number of groups. The longest standing
and most high profile contributors have been Neudeck et al. at the National Aeronautics
and Space Administration (NASA) Glenn Research Center (GRC), who first presented SiC















Experimental channel drain-source saturation current at zero applied gate-source voltage,
iDSS, for a n-channel buried gate JFET with Al doped gate concentration of
1.6× 1018 cm−3, N doped channel concentration of 2.4× 1017 cm−3, and channel length,


















Drain current for zero applied gate-source bias, iDSS, of a packaged 6H–SiC n-channel
lateral depletion mode JFET with 200 µm wide and 10 µm long gate, measured during the
1st and 3007th hour of continuous operation at 500 ◦C. Reprinted [adapted] from [84].
with NASA GRC since 2005 with the goal of developing SiC ICs for remote sensing in
high temperature systems. The perceived superiority of 6H–SiC during this time led to its
adoption by both groups, although more recently they have made the switch to 4H–SiC [2].
The NLDM devices produced by each group closely resemble Figure 2.12 with gate, channel
and body epilayers having nominal doping concentrations of 2–5× 1019 cm−3, 1× 1017 cm−3
and 2× 1015 cm−3, respectively, with thicknesses of 200 nm, 300 nm and 7 µm, respectively.
Drain and source contact implants (> 1019 cm−3) were included to achieve low resistance
ohmic contacts and reduce the series resistance.
Their most notable achievement to date is a demonstration of 10 000 hours of continuous
operation at 500 ◦C [4,84]. During this time critical device parameters were shown to degrade
by less than 10%. The channel current for a 6H–SiC JFET after a 1 hour burn-in and
3007 hours (approximately 4 months) of exposure is presented in Figure 2.22 [84]. Such
changes, while small, can significantly impact circuit operation and so should be accounted
for in any proposed circuit designs.
While their experimental results have proved the suitability of SiC JFETs for high tem-
perature applications, little effort has been placed on developing accurate mathematical
models suitable for implementation in circuit simulators. Each group continues to rely on
either the primitive model provided by SPICE or a crudely modified version of Shockley’s
original analysis [83, 85, 86]. Figure 2.23 demonstrates the noticeable discrepancy between
the simulated and experimental values. More recently NASA GRC have identified the im-
portance of body bias on channel current and have provided analogies with a long channel
MOSFET SPICE primitive model; however, this still remains less useful than the Ding model
previously described, is highly non-physical and can only achieve agreement with experiment
over narrow region of operation. In the latter case an attempt was made to indirectly ac-
count for the effect of substrate biasing through use of a modulated channel thickness. This























A comparison of experimental 6H–SiC n-channel lateral depletion mode JFET
characteristics (points) and simulations with the SPICE primitive compact model (lines).
Reprinted [adapted] from [83].
cases the absence of suitable thermal parameter models requires that separate device models
be created for use at each temperature, thereby greatly inconveniencing the user and limiting
the range of analysis that can be performed.
Their 6H–SiC devices have also been proven stable for over 4600 hours (approximately
6 months) of testing within low-earth-orbit on the international space station [87].
Active development of signal level SiC JFETs for hostile environment applications has up
until recently been limited to NASA GRC, CWRU and Newcastle University (NU)’s Active
Sensor Structures for Extreme Environments (ASTRO) group. Lately, however, Lien et al.
have fabricated their own version of devices based on the specification outlined by NASA
GRC and CWRU but using 4H–SiC. Their work so far has been limited to demonstrating
single working devices but have achieved successful short term operation at 600 ◦C in air [8].
Example output characteristics for a device with gate width and length of 100 µm and
10 µm, respectively, at 25 ◦C and 600 ◦C are presented in Figure 2.24, exhibiting a maximum
change in channel current in excess of 80 %. Unfortunately, the lack of data at intermediate
temperatures provides limited insight into the direct current (DC) properties of the devices.
The product of a device’s transconductance, gm, and its output resistance, ro, is termed
the intrinsic voltage gain, gmro and is a transistor figure of merit defining the maximum
achievable voltage gain for a given bias. An illustration of the observed transconductance
at zero gate-source voltage, normalised to channel width, and the corresponding intrinsic
voltage gain are presented in Figure 2.25 [8], where the average value of output resistance
in saturation is believed to have been used. For the chosen device dimensions they observed
the intrinsic voltage gain drop from 81.5 to 57.2 between 25 ◦C to 600 ◦C, representing a
decrease of 30 %.
A reliability study showed that the transconductance changed by 3 % over an 90 hour
period at 540 ◦C; however, a similar test at 600 ◦C resulted in a 30% change after only 1 hour



































Experimental output characteristics of a 4H–SiC n-channel lateral depletion mode JFET
with gate width and length of 100 µm and 10 µm, respectively, measured at (a) 25 ◦C and































Experimental transconductance, gm, and corresponding intrinsic gain, gmro of a 4H–SiC
n-channel lateral depletion mode JFET with gate width and length of 100 µm and 10 µm,
respectively, as a function of temperature, T. Reprinted [adapted] from [8].
from the atmosphere diffusing through the metal to the metal-semiconductor interface. The
results suggest practical limits are placed on SiC devices that have not been properly designed
to withstand high temperatures. The reported off-state current at a gate-source voltage of
−9 V was found to increase from 6.31× 10−9 A to 1.97× 10−7 A in the same temperature
range [8]. While small in comparison to convention semiconductors they remain far in excess
of theoretical values achievable by 4H–SiC.
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2.4 Integrated Circuit Amplifiers
2.4.1 Introduction
An electronic amplifier is intended to produce at its output port scaled versions of the
voltage and current signals appearing at its input port. Voltage and current amplification is










respectively, where vO is the instantaneous output voltage which is the sum of the output
bias voltage VO and output signal voltage, vo; vI is the instantaneous input voltage which
is the sum of the input bias voltage VI and input signal voltage, vi; iO is the instantaneous
output current which is the sum of the output bias current IO and output signal current,
io; and iI is the instantaneous input current which is the sum of the input bias current II
and input signal voltage, ii [88]. In the majority of cases the amount of amplification is
desirably independent of the input signal magnitude; such amplifiers are said to be linear.
At low frequencies amplifiers may be broadly represented by any of the four related linear
equivalent circuit models illustrated in Figure 2.26, where ri and ro represent corresponding
small-signal Thévenin or Norton equivalent resistances looking into the input and output
port, respectively, and the open-circuit voltage gain, Avo, short-circuit current gain, Ais,
short-circuit transconductance, Gm, and open-circuit transresistance, Rm, are defined by
Equation 2.32; the ideal values for each of these parameters, however, depends on the input
and output signals of interest.
Electronic circuits can be classified as being discrete or integrated (monolithic). Discrete
circuit are comprised of separately sourced components∗. In contrast an IC has its com-
ponents and interconnections formed systematically on a common substrate via a shared
fabrication process. The smaller dimensions afforded by this approach and the opportunity
for simultaneous circuit fabrication provide strong economic benefits, whilst the inherent
matching between devices formed in close proximity and the reduction of parasitics provide
crucial performance advantages [17].
The functionality and versatility of operational amplifiers (op-amps) make them ex-
tremely attractive for use in all kinds of high performance circuits†. The topologies required
to achieve the desirable properties can realistically only be achieved in specially designed and
fabricated ICs due to the close tolerances demanded. Consequently, a number of practical
restrictions are imposed on their design and construction. It is the goal of this section there-
fore to introduce the pertinent design topologies for NLDM FETs in addition to reviewing
the designs and results published for SiC JFET amplifiers.
∗Hybrid circuits are discrete circuit containing one or more integrated circuit components.
†The term operational amplifier was originally coined by Ragazzini et al. back in 1947 on account of
































































Low-frequency small-signal amplifier equivalent circuits. Expression for the open-circuit
voltage gain, Avo; short-circuit current gain, Ais; short-circuit transconductance, Gm; and
open-circuit transresistance, Rm, are defined in terms of input and output signal voltages,
vi and vo, respectively, and input and output signal currents, ii and io, respectively.
Small-signal input and output resistances, ri and ro, respectively, are the Thévenin or
Norton equivalent values seen looking into the input and output port, respectively.




Much of the existing body of work for NLDM FET IC amplifiers, such as those developed
for GaAs metal-semiconductor field effect transistors (MESFETs) are directly applicable to
SiC JFETs, provided the necessary conditions for their validity are met, while contextually
relevant modifications are understandably required to accommodate the behaviour of SiC
devices over their intended range of operation.
One of the simplest IC compatible NLDM FET amplifier designs is presented in Fig-
ure 2.27 [90]. Transistor J1 operates as a common source (CS) amplifier with transistor J2
acting both as a means of biasing and as a relatively high impedance load for J1. J3 acts as
a common drain (CD) amplifier biased by J4 providing a voltage buffer form the output of
the first stage. R3 provides a DC level-shift with minimal alternating current (AC) atten-
uation, provided its resistance value is much smaller than the output resistance of J3 and
J4. Resistor R1 and R2 form an inverting amplifier configuration through use of negative
voltage feedback; a discussion of which may be found any standard textbook [90,91].
The simple circuit is fundamentally limited in a number of ways. The gain of the CS
stage in the absence of the body-effect is limited to half the intrinsic gain of J1. The condition
by which the closed-loop voltage gain is independent of the open-loop voltage gain would
require impractically large devices drawing extremely large bias currents. A bigger issue is
that the DC level-shift across R3 will depend both on its resistance and the bias current
established by J4; the variation of DC resistance between J4 and R3 with temperature will
thus not provide a consistent voltage drop. The moderately high output resistance will also
result in significant attenuation if a low resistance load is connected. It is also worth noting
that the output signal in this case will be out of phase with the input signal.
The circuit proposed by Larson and Martin for use with GaAs MESFETs, as shown in












Basic single stage n-channel depletion mode FET inverting voltage amplifier with resistor
based voltage level-shift and negative voltage feedback. Instantaneous input and output

















Single-stage n-channel lateral depletion-mode FET differential voltage amplifier with
bootstrapped differential current-source load with voltage-follower, cascode current-sinks
and diode level-shifting. Reprinted [adapted] from [92].
J1 and J2 form a differential pair with its common-mode point connected to a current-sink
comprised of self-biased transistor J7 and common-gate transistor J6 included to provide
current buffering and increase the output resistance of the sink [91]. The bias voltage, VGG,
could potentially be provided through use of a current mirror stage. The bootstrapping∗
source-follower transistor J3 provides positive feedback from the amplifier output to the
to corresponding side of the differential pair. A DC voltage drop is achieved using series
connected diodes biased by a current-sink formed by cascode transistor pair J8 and J9. While
suitable for fixed temperature and voltage supply operation the mutability of the voltage
drop will result in poor output bias stability. The output impedance of the active-load
transistor J4, and thus the voltage gain, is enhanced by the bootstrap transistor J5 which
acts as a voltage-follower† [93].
An idealisation for the gain stage is shown in Figure 2.29 which can most simply be
explained by first grounding the negative input and applying an input voltage to the positive
terminal [93]. As the output is in phase with the input, applying a positive voltage to the
gate of J1 will cause the voltage at the drain of J2 to increase. J3 will thus force the drain
of J1 to increase by almost the same amount for an ideally unity gain voltage buffer. The
voltage common-mode point is consequently forced to increase by an amount
vs
vi
≈ gm,1 ro,1 1 + gm,3 ro,3
1 + gm,2 ro,2
(2.33)
where gm and ro represent a JFET’s transconductance and output resistance, respectively,
with subscripts denoting the corresponding numbered devices. The gain developed at the
∗Bootstrapping involves feeding back the output to earlier parts of the circuits with the intention of
providing increasing gain or impedance.












Gain enhanced differential pair using positive feedback. Reprinted [adapted] from [93].




≈ gm,1ro,1(1 + gm,3 ro,3). (2.34)
which is roughly the differential voltage gain of two cascaded differential amplifiers. In the





gm,1ro,1 [1 + (gm,2 + gmb) ro,2]




gm,3 + gmb,3 + r
−1
o,3 + g1 + g2
(2.36)
is the gain of the source-follower comprising J3, g1 and g2 are the output conductances of
the sink and source, respectively, and gmb is the body transconductance. Importantly, the
output resistance of the source must include the degrading influence of the body-effect on
the FETs of which it is comprised. This can be represented by a parallel resistance following
application of the source-absorption theorem [90]. When J1 and J2 are matched, α ≈ 1 and






which indicates the dependence of the gain enhancement on the output impedance of the
current-source load formed by J4 and J5 in Figure 2.28.
A two-stage op-amp proposed by Bayruns is illustrated in Figure 2.30. J1 and J2 act as a
differential pair and J3 acting as a biasing current-sink. J4 provides positive feedback in the
manner discussed previously. From Equation 2.37 the voltage gain enhancement is limited
by the output resistance of active-load transistor J5, although the arrangement does continue
to provide differential to single-ended output conversion. J6 and J7 along with R1 provide a























Two-stage n-channel lateral depletion-mode FET op-amp with bootstrapped differential
current-source load both resistor and diode level-shifting and Miller compensation.
Reprinted [adapted] from [94].
through use of a bias voltage; while not discussed the appropriate value was suggested to be
attained from the output of a current mirror. J8 and J9 produce close to unity gain voltage
buffering. Transistors J10 and J11 form a cascaded CS gain stage. The diode D1 is included to
provide a voltage level-shift sufficient to maintain J9, in the preceding source-follower stage,
in saturation. Lastly, transistors J12 and J13 form a class A output stage which includes
a voltage drop through D2 to correct for that due to D1. Miller compensation is provided
through capacitor Cc and and resistor Rc [94].
The final circuit of interest to this work was proposed by Scheinberg and is shown in
Figure 2.31 [95]. The design utilises many of the features of the preceding examples alongside
some additional ones. Many of the performance advantages discussed are afforded by the
use of a semi-insulating (SI) substrate in order to mitigate the body-effect. In the design
the positive common-mode range was increased to its maximum, at the expense of negative
common-mode range, by clamping vDS,4 close the minimum value possible to hold J4 in
saturation. The role of the level-shifter was to maintain this value independent of the supply
voltages used while provide a DC voltage level-shift between the output of the differential
amplifier, comprising of transistors J1 to J6, to the input of the proceeding CS amplifier
stage at the gate of J17.
The level-shifter design is based around a depletion mode (DM) FET current-mirror. For
matched devices operating in saturation the current into the drain of J10 and J11 will be
equal. The cascoding of J7 with J10 and J8 with J11 was performed to increase the output
resistance of the current-sinks. Diodes D1 and D2 provide the necessary voltage level-shift to
maintain current-sink transistor J12 in saturation, while D3 to D6 fulfil a similar role for J7,
J8 and J10. The dimensions of J7, J8, J10 and J11 were selected to operate at vGS = 0 V when
operated using nominal supply voltages. The equivalent resistors labelled R1 accommodate
the majority of the voltage level-shift. The symmetry of the mirror results in the bias voltage
at the gate of J17 being equal to the value of the gate of J7 which for vGS,7 = 0 V equals the
voltage drop across D1,2. The CS transistor at the start of the second stage can subsequently




































Two-stage n-channel lateral depletion-mode FET op-amp with bootstrapped differential
current-source load, both resistor and diode level-shifting, current mirror biasing,
bootstrapped current bleeder and Miller compensation. Reprinted [adapted] from [95].
the negative supply, VSS. The mirroring action also results in the quiescent voltage vDS,4
being equal to the voltage dropped across three diodes between VDD and the gate of J13.
If the supply voltages are changed then vGS,7, and thus vDS,6, will change. As vDS,4 tracks
vDS,6, it will vary by an amount equal to vGS,7; however, vDS,4 will vary by only a small
amount in comparison to the power supply variation. The circuit is therefore able to achieve
a high power supply rejection ratio (PSRR) and an almost temperature insensitive bias for
the proceeding CS stage.
The second gain stage uses a current bleeder with positive feedback, via transistors J20
and J21, respectively, to provide two degrees of voltage gain enhancement. Transistors J17
to J19 form a cascoded CS amplifier with gain Av ≈ gm,17 ro,19 on account of the buffering
effect of J18. The bleeder circuit J20 allows the width of J18 and J19 to be reduced and thus
ro,19 to be increased without reducing gm,17. The gain is further increased by using J21 to
apply positive feedback to provide a total voltage gain of
Av =
gm,17 ro,19
1− ro,19/ro,20 . (2.38)
The current through the bleeder transistor J20 is controlled by the positive feedback provided
by J21 which would otherwise remain fairly constant. Large voltage gain improvement is
therefore achieved by selecting the widths for J20 and J21 to be less than or equal to J19.




Experimental benchmark results for the circuit for the GaAs MESFET op-amp illustrated
in in Figure 2.31 [95].
DC characteristics
Common-mode range ±4 V from power rails
Output swing ±3 V from power rails
Common-mode rejection ratio 50 dB (100 kHz)
Open-loop gain 60 dB (100 kHz)
Power supply rejection ratio 1 MV/V
Output current ±25 mA
AC characteristics (Cl = 5 pF, Rl = 500 Ω)
Gain-bandwidth product 500 MHz (Cc = 0.5 pF)
Phase margin 35° (Cc = 0.5 pF)
Gain-bandwidth product 320 MHz (Cc = 1 pF)
Phase margin 60° (Cc = 1 pF)
Power bandwidth 100 MHz (5 Vpp output, Cc = 1 pF)
Slew rate 1500 V/µs (Cc = 1 pF)
Output resistance 25 Ω
Power requirements
power range ±5 V to ±9 V
supply current 47 mA
the width of J17 be the sum of the widths of J18 and J20. A proviso is that the infinite gain
alluded to by Equation 2.38 by matching J19 and J20 is not safely achievable due to the risk
of ro,19 becoming larger than J20 and causing the output to latch∗.
The stability criteria was met by including Cc and C2 to provide Miller compensation,
with Rc is included to limit the amount of signal feeding through the capacitor Cc to the
output at high frequencies.
The reported properties for one such fabricated amplifier comprised of GaAs MESFETs
are listed in Table 2.3 [95].
The fixed voltage drops provided by the diodes will be a strong function of temperature.
While the diodes have a positive temperature coefficient (tempco), the voltage required to
saturate the drain current of a FET will typically increase on account of the lowering of the
threshold voltage and the increase of the series resistances. Another issue is change in bias
current, supplied by the current-sink devices, with temperature. Placing a forward biased
diodes in series with a epitaxial resistor having a negative tempco could provide sufficient
stability. A specially designed active circuit may instead be required.
∗Scheinberg opted for a ratio of 2:1.
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2.4.3 Silicon Carbide Designs
Despite there being a large existing body of literature on SiC devices very little has been
published on DM FET amplifiers for hostile environments. Relevant work has almost entirely
originated from the collaborative effort of NASA GRC and CWRU. Preliminary circuits have
been constructed by both groups with CWRU’s focus being primarily on maximising voltage
gain at high temperatures whilst NASA GRC have placed emphasis on lifetime studies for
operation under extreme conditions. Pertinent developments from each group are discussed
below.
NASA Glenn Research Center
NASA GRC have focused predominantly on investigating the mutability of the low-frequency
voltage gain of passive-loaded 6H–SiC JFET CS amplifiers operated at elevated temperatures
or under high dose radiation exposure [4, 84].
Figure 2.32a illustrates the results of a packaged CS amplifier comprised of a 6H–SiC
JFET with gate width and length of 80 µm and 10 µm, respectively, and epitaxial resistor
load at 25 ◦C and 500 ◦C for a positive, negative and substrate bias of 40 V, 0 V and 0 V,
respectively. The results demonstrate absolute voltage gains in excess of 10 at 500 ◦C with
very little variation down to room temperature. The low bandwidth is likely a result of
parasitic capacitances introduced by the cabling used to perform the measurements. The
corresponding variation in gain when operating at 500 ◦C, normalised to the value attained
following a 100 hour burn-in period, is shown in Figure 2.32b. The circuit was found to sur-


































t / 1000 hrs
(b)
Figure 2.32
Prototype 6H–SiC integrated circuit common-source amplifier (a) gain-frequency
characteristics at 25 ◦C (blue) and 500 ◦C (red) and (b) normalised low-frequency voltage
gain variation over time for 500 ◦C operation following a 100 hour burn-in period.
Reprinted [adapted] from [4].
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(a) as-fabricated (b) post-failure
Figure 2.33
Optical micrographs a region of an 6H–SiC IC chip (a) as-fabricated and (b) following
failure after thousands of hours operating at 500 ◦C while exposed to air. Reprinted
[adapted] from [4].
Figure 2.34
Annotated cross-sectional micrograph of a 4H–SiC JFET and passivated two-layer
interconnect and dielectric stack. Reprinted [adapted] from [2].
while exhibiting a deviation of less than 3 %.
Failure during the initial lifetime studies were a result of a breakdown of the interconnects
and contacts due to their exposure to oxygen [4]. Figure 2.33 provides a before and after
optical micrographs for a set of contact and interconnects.
More recently they have successfully demonstrated a two layers TaSi2 metallisation
scheme using SiO2 and Si3N4 for both isolation and protection from oxidation. Figure 2.34
is a cross-sectional micrograph showing a JFET and its connections.
With the aid of the two-layer metallisation scheme they have recently demonstrated a
two-stage op-amp comprising of ten 4H–SiC JFETs each with 6µm long and 200µm wide
gates. The variation of the op-amp’s voltage gain for several thousand hours of continuous
operation at 500 ◦C is presented in Figure 2.35 alongside the results for a single differential
amplifier stage with and without a DC level-shifter [2]. While relatively stable the open-loop
voltage gain is undesirably low on account of the intrinsic voltage gain of the JFETs. After
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Figure 2.35
Measured differential small-signal voltage gain as a function of time for 4H–SiC voltage
amplifiers operating at 500 ◦C, with supply voltages set to VDD = 45 V and VSS = −15 V.
Reprinted [adapted] from [2].
close-loop gain of roughly 8. The gain was however seen to vary by as much as 15 % over the
remaining 2000 hours (approximately 3 months) of testing. Due to the low value of open-
loop voltage gain the variation in the closed-loop gain will not be dominated by the feedback
network [90]. Provided a larger open-loop gain can be achieved a passive feedback network
comprising of a pair of resistors degrading evenly over time should have little impact on the
closed-loop gain stability.
The variation in gain between the independent differential amplifiers with and without
DC level-shifting suggests that the biasing arrangement is having a significant loading effect
on the signal. The absence of a circuit schematic prevents further discussion. Providing this
can be addressed the voltage gain of the two stage op-amp could be potentially increased by
an order of magnitude for the same devices and supply voltages.
Case Western Reserve University
CWRU have designed and fabricated a variety of packaged fully monolithic 6H–SiC NLDM
JFET differential amplifiers and have demonstrated successful operation between 25 ◦C and
576 ◦C. The transistors used had gate lengths as low as 10 µm. During the experimental
testing of each circuit a positive supply voltages of 45 V was used with both the negative
supply and gate bias voltages set to 0 V [96].
The simplest example demonstrated was a single-stage symmetric differential amplifier
with resistive loads and source-follower outputs. A schematic for this circuit is presented
in Figure 2.36 alongside an optical micrograph of a fabricated circuit. The load and bias
resistors were formed from the same epilayer as the JFET channel and thus share a similar
























Monolithic single-stage 6H-SiC differential voltage amplifier with resistor loads. Reprinted
[adapted] from [96].
by the expression [96]
|Avd| ≈ gm,1 (ro,1 ‖ R1) gm,4
gm,4 + gmb,4
(2.39a)
≈ gm,1R1 for ro,1 >> R1 and gm,4 >> gmb,4. (2.39b)
The gain-bandwidth was measured as 3.6 MHz at 25 ◦C and 2.8 MHz at 600 ◦C which in the
absence of frequency compensation is set by the dominant pole around (ro,1 ‖ R1)(Cgd,1 +
Cgd,4). The low-frequency common-mode rejection ratio (CMRR) and PSRR at 25 ◦C were
found to be 74 dB above 80 dB, respectively. The low-frequency differential voltage gain
determined as 35.8 dB at 25 ◦C and showed less than 1 dB reduction up to 600 ◦C. While
not mentioned explicitly, the large values quoted are believed to result from the use of
multi-finger devices, as evidenced by the shown in Figure 2.36b.
The next example given is a single stage differential amplifier with active-loads and
common-mode voltage feedback. A schematic for this circuit is presented in Figure 2.37
alongside a corresponding optical micrograph of a fabricated circuit [96]. The differential
voltage gain in the absence of the body-effect should be
|Avd| ≈ gm,1 (ro,1 ‖ gm,4 ro,4R1) (2.40a)
≈ gm,1 ro,1. (2.40b)
The observed low-frequency differential gain at 25 ◦C was found to be 44 dB and provided
a gain-bandwidth of 4.7 MHz [96]. Common-mode feedback to the gate of the current-sink
was provided via resistors R4 to R7 in order to improve the CMRR.
In the third example a pair of transistors were cascoded with the differential pair as

























Monolithic single-stage 6H-SiC differential voltage amplifier current-source loads and
common-mode voltage feedback. Reprinted [adapted] from [96].
The low-frequency voltage gain is then given by the expression
|Avd| = gm,1 (gm,4 ro,4 ro,1 ‖ gm,6 ro,6R1) . (2.41)
The last example involves a cascade of the active-load and passive-load stages previously


























Monolithic single-stage 6H-SiC differential voltage amplifier current-source loads,






















Measured differential voltage gains at room temperature with VDD = 45 V, VSS = VGG =
0 V for each of the various amplifier configurations. Reprinted [adapted] from [96].
at 25 ◦C and 576 ◦C, respectively, were achieved with this arrangement, which would be
considered suitable for the vast majority of applications requiring op-amps [96].
A comparison of the magnitude responses for each of these circuits at 25 ◦C is presented
in Figure 2.39. High and low temperature plots for the circuit in Figure 2.36 and a cascode of
the circuits Figure 2.38 are also present in Figure 2.40a and Figure 2.40b, respectively. The
results clearly demonstrate the suitability of SiC JFETs for constructing high temperature
































(b) Two-stage with passive- and active-loads.
Figure 2.40
Measured differential small-signal voltage gains at room temperature with VDD = 45 V, VSS
= VGG = 0 V for (a) the passive-loaded amplifier in Figure 2.36 and (b) a cascade of the
circuit in Figure 2.37, without voltage level-shifting, with that in Figure 2.36, at 25 ◦C and
600 ◦C. Reprinted [adapted] from [96].
51
LITERATURE REVIEW
One continuing problem does appear to be the low circuit yield. A yield of just 54%







A quantum mechanical treatment is warranted to account for the electronic properties of
crystalline solids [35]. The associated energies of permissible electron states is encapsulated
in a materials electronic band structure and depend heavily on the underlying crystal struc-
ture and atomic composition. Pertinent information gleaned from experiment and band
theory calculations of 4H–SiC may be subsequently incorporated into simpler and more exo-
teric semiclassical models which are well suited for describing the operation of conventional
semiconductor devices. Moreover, this approach provides the means for suitable analytical
expressions to be derived that are ideally suited for use by circuit simulators.
This chapter first derives an appropriate analytical expression for the intrinsic density of
states (DOS) as a function of energy, N(E), suitable for the two lowest conduction bands
in 4H–SiC close to their respective minima. Post hoc modifications are then applied to
better represent the extrinsic DOS. The significance of impurity band formation is briefly
discussed. Self-consistent calculations are subsequently performed to determine the equi-
librium majority carrier concentration, Fermi level and band gap energy as a function of
temperature for device pertinent N and Al doping concentrations. The results are used to
develop and validate more computationally efficient approximate models suitable for use in
circuit simulations.
The second part of this chapter is concerned with the effect of multiple anisotropic and
non-parabolic conduction bands on the low-field electron mobility in 4H–SiC. A semiclassical
electron conductivity model based on a solution to the Boltzmann equation in the relaxation-
time approximation was developed and appropriate weighting functions for the scattering
time and conductivity effective mass are identified. A complete high-temperature n-type
4H–SiC semiclassical conductivity model is subsequently produced.
3.2 Intrinsic Conduction Band Density of States
In a crystalline solid of finite size a limited number of discrete states are available within any
given volume of k–space [37], where k denotes the electron wave vector whose magnitude is
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While k–space states are uniformly distributed, their associated energies, E(k), are not.
An analytical expression for N(E) first requires an analytic expression for these disper-
sions [35] which must be accurate for all energies up to those where the applicable electron
occupancy probability, f(E), becomes negligible [37]. Cyclotron resonance provide an accu-
rate and direct means of experimentally determining the curvature about the lowest band
minimum [21] while band theory calculations can be used to provide information about the
higher energy variation [30,40].
With the reference energy set to the respective conduction band minimum, Ec; the
k–space axes centred at an M–point in the Brillouin zone; and kx, ky and kz directed along
the M–Γ, M–K and M–L directions, respectively, an appropriate expression for the band
dispersion in one of the Mc equivalent bands suitable for all energies of interest for either of















where m∗xx, m∗yy and m∗zz are the principle axis components of the effective mass∗ tensor and
A is a first order dispersion parameter derived from k.p theory [30]. Constant energy surfaces
in k–space are therefore ellipsoids that become progressively prolate along the direction of
kz as E increases above Ec.





























is conveniently both parabolic and isotropic. The relationship between the incremental









(1 +AE)1/2 dκ. (3.5)
The Brillouin zone contains the same number of k–space states as the crystal contains
unit cells; the large number present in a macroscopic crystal allows a sum over k–space to








where Ω/(2pi)3 is the unit k–space volume wherein Ω is the direct–space volume.
In accordance with the Pauli exclusion principle each k–space state can simultaneously
accept two electrons with opposite spin directions∗, meaning the density of electron states
is twice as large as the density of k–space states [29,37]. The number of electron states per







where the volume integral is taken over the region of k–space bounded by energy contours
E and E+ dE [97]. Substituting Equation 3.5 into Equation 3.7, recognising from spherical
symmetry that ∫
κ
dκ = 4piκ2dκ (3.8)












(1 +AE)1/2 dκ. (3.9)























The form of Equation 3.11 differs from that for a band with parabolic dispersion due
to the inclusion of a (1 + AE)1/2 term. This improved model appropriately predicts pro-
gressively higher N(E) with increasing E. This will influence dopant ionisation and carrier
transport properties, particularly at high temperatures which are of interest for this work.
∗In units of ~, the spin angular momentum for an electron can be plus or minus one half [18].
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Alternatively, each conduction band can be treated as having a DOS effective mass











= mde (0) (1 +AE)
1/3 , (3.12b)
where










denotes the DOS effective mass at the bottom of the conduction band.
High frequency cyclotron resonance measurements provide principle axis tensor com-
ponents for each equivalent minimum of the first conduction band of m∗xx = 0.58(1)me,
m∗yy = 0.31(1)me and m∗zz = 0.33(1)me, where me is the free electron rest mass. [21]. In-
trinsic band structure calculations provide values for the first and second conduction band
dispersion parameters of A1 = 0.77 eV−1 and A2 = 0.83 eV−1, respectively, and principle
axis effective mass tensor components for each of the three equivalent minima of the second
conduction band of m∗xx = 0.74me, m∗yy = 0.17me and m∗zz = 0.80me [30]; the strong agree-
ment with experimentally determined values in the first conduction band provides strong
support for those in the higher energy band.
3.3 Electron Concentration
The arrangement of electrons in phase–space∗ can be described by the distribution function
f(r,k, t), where r is the direct–space vector and t the time. The total conduction electron
concentration is determined from the sum of electrons over all conduction band states in the
















N(E)f(r, E, t)dE. (3.13c)
The distribution function can be approximately determined from solutions to the semiclas-
sical Boltzmann equation, although in the specific case of a homogeneous semiconductor in










A high concentration of majority carriers will modify the lattice periodic potential and
alter the DOS as determined for an intrinsic semiconductor [9]. Band theory calculations
however suggest the influence to be small for the doping concentrations of interest [39].
Random spatial variation of the electrostatic potential energy, V (r), realistically occurs
in bulk semiconductors due to charge inhomogeneity. The macroscopic statistical average
effect of the locally varying DOS can be pragmatically accounted for by averaging over all
values of V [98, 99]. The thermodynamic equilibrium electron concentration in an n-type






N(E − V )F (V ) f0(E)dV dE (3.15a)
where















wherein N+d and N
−
a are ionised donor and acceptor concentrations, respectively, and λ is an
appropriate screening length. The Coulomb potential of a donor impurity will be modified








is comprised of an electron screening length, which for a non-degenerate semiconductor may














)]1/2 + Γ(43) [4pi (Nd +Na)3
]−1/3
, (3.15f)
where Γ is the gamma function.
While the optical band gap energy will remain unchanged the covariant movement of
Ec and Ev with respect to EF produces a tailing of both the conduction band and valence
band DOS into the band gap, causing the experimental electrical band gap energy, Eg, to
be lowered [9]. The movement of states to lower energies will also influence the location of
EF, and hence demand a self-consistent treatment.
To correctly account for the distribution of permissible states below Ec Equation 3.15
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The modulus of the energy term in the square-root function is required to remove the sym-
metry in the resulting DOS expression.
The double integral in Equation 3.16 needs to be solved numerically and therefore must
be transformed into a tractable form. Making the substitutions E = Ec +kBT and V = Gν




[(kBT −Gν) (1 +A |kBT −Gν|)]1/2
[1 + e−(EF−Ec)/kBT ]eν2
∣∣∣∣∂ (V,E)∂ (ν, )
∣∣∣∣dνd. (3.17)
Substituting for the value of the Jacobian determinant













∣∣∣∣∣ = GkBT, (3.18)
and applying the additional parameter normalising substitutions, EF = kBTF, Ec = kBTc,
A = (kBT)


















is the conduction band effective density of states and mde the DOS effective mass at Ec.
While Equation 3.19 predicts an exponentially decreasing DOS into the band gap an
Anderson transition will eventually occur [100]. The energy at which the DOS switches from
a state of non-localisation to a state of localisation depends on the nature of wave functions
involved, but can be taken to be approximately Ec − 2G [100].
The expression for the extrinsic DOS,





[( − γν) (1 + α | − γν|)]1/2 e−ν2dν (3.20)
cannot be represented in terms of existing functions and so must be solved using generalised
numerical techniques. The long computation times associated with the resulting double inte-
gral in Equation 3.19a can be avoided by observing that γ is independent of . Equation 3.20
therefore need only be calculated once for each T, after which the tabulated values may be
used by the outer integral with intermediate values of  determined through interpolation.
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For low to moderate doping concentrations or at low temperatures γ will be small and
Equation 3.19a can be appropriately approximated by









Typical junction field effect transistor (JFET) channel doping concentrations will satisfy this
requirement, although the implanted drain and source contact regions will not. The integral
in Equation 3.21 is similar in form to the Fermi transform, F1/2(F − c), but includes an
additional (1 + α)1/2 term in the numerator. This integral will hereafter be referred to as
the modified Fermi transform of order one-half.
In 4H–SiC appreciable occupation of the second conduction band occurs at relatively
modest temperatures. For a given f0 the total n0 is subsequently determined from the




n0,x = n0,1 + n0,2. (3.22)
In carrier transport calculations it is however required that each band be treated separately,
albeit with the possibility of scattering taking between them. This is due to the fact that
the kinetic energy, E−Ec, and transport properties for an electron in the second conduction
band will be different than in the first for a given E.
3.4 Hole Concentration
An expression for the equilibrium free hole concentration in each valence band, justifiably


















is the effective DOS for the valence band, wherein mdh is the appropriate scalar DOS effective





































Imperfections in the crystal structure have a strong impact on the conductivity of a semi-
conductor. The ground-state of the non-bonding electron of an isolated monovalent substi-
tutional donor impurity will take the place of an otherwise intrinsic conduction band state,
but will have a localised wave function at an energy, Ed < Ec,1 [45]. As the separation is
typically much smaller than the band gap, doping is used ubiquitously to predictably control
the conductivity in different regions of semiconductor devices.
N acts as a relatively shallow monovalent donor in 4H–SiC; unfortunately, under nor-
mal conditions the separation of Ed from from Ec is large enough to cause an appreciable
portion of the donors to remain unionised at room temperature. This in turn influences the
temperature dependence of the conductivity in the active channel region of the JFETs and
in other related structures studied in this work.
As the wave functions of intrinsic band states extend throughout a crystal two electrons
of opposite spin can be associated with the same value of k without appreciable electrostatic
interaction between them. Conversely, the resulting charge density of a single electron oc-
cupying a localised defect state significantly raises the energy of the remaining degenerate





describes the most probable arrangement of electrons subject to this restriction. While there
are β−1 similar wave functions to describe a possible ground state of an set of isolated donor
levels, only one can be occupied at any one time [37].
The 1s type wave function of a monovalent donor in 4H–SiC is a combination of the
wave functions of six electron states, comprised of three states each with two fold spin
degeneracy. Four of these states are not individually symmetric due to the influence of the
crystal field and consequently have higher ground state energies than the remaining two







where β−1A1 and β
−1
E are 2 and 4, respectively [27]. Experimentally determined values of Evo
for N donors occupying hexagonal and cubic sites are 7.6 meV and 11 meV, respectively [26].
60
CARRIER MODELS
It is also true that an electron can be trapped in one of its many excited states [27,101];
however, these states all lie very close to the conduction band edge and are readily merged
with it for the moderate doping concentrations and temperatures of interest and may thus
be omitted from the discussion and analysis [37].
At low doping concentrations, Nd, the impurities are far enough apart in direct–space
such that their interaction is negligible and their wave functions remain highly localised
on the atomic scale. Under such conditions it is appropriate to approximate Nd(E) as Nd
degenerate levels located at Ed. Given that the probability of hole occupation at Ed is
1− fi(Ed) the concentration of ionised donors, N+d , can be written as





Impurities may be treated as non-interacting only under low concentrations. At higher
concentrations the wave functions interact and form a band of levels. The tight binding
approximation offers an appropriate model for such systems as the spacing between donor
atoms is large enough for the overlap of their electron wave functions to remain sufficiently
small [46]. Monovalent donors and acceptors can be treated as having hydrogenic ground
state orbitals, therefore forming a 1s type band of levels. The solution to the appropriate
energy transfer integral for a collection of hydrogenic impurities separated by a distance, R,




(1 + ξR) e−ξR, (3.28a)
where,
ξ = ~−1 [2mce (Ec − Ed)]1/2 , (3.28b)
wherein mce is an appropriate conductivity effect mass. Notably, Equation 3.28a shows an
exponential dependence on the separation distance between donors.
A random distribution of impurities suggests R should realistically follow a Poisson


























(1 + ρ) ρ2eζρ
2
dρ (3.30c)
The total bandwidth is subsequently given by [46]
Eb = 2 |〈E(R)〉| . (3.31)
Solutions to Equation 3.31 are presented Figure 3.1 for typical values for N and Al. The
results suggest that for Nd ≤ 1017 cm−3 or Na ≤ 1018 cm−3 the band of levels is small enough
to be adequately represented as occupying an Nd degenerate level at Ed; however, due to the
exponential dependance of the bandwidth, higher concentrations require a energy dependent
DOS to be used.
While the overlap of wave functions gives rise to a band of levels, for the doping concen-
trations of interest, the states will remain sufficiently localised. Metallic behaviour will not
take place unless the average interatomic spacing is of the order of a few effective Bohr radii.
If such states were to become delocalised then electrons would move to unpaired states at
lower energy causing some atoms to have two non-bonding electrons while others to have
none. A simple argument why this does not happen is that an ionised electron can only
move to another ionised donor if the distance between the two impurities is small enough
such that the other conduction electrons do not sufficiently screen the charge of the desti-
nation ion to the point at which the electron cannot be bound [29]. Observations of low
temperature hopping conduction indicate the remaining presence of localised donor bands,
with the activation energy of 3 to 5 meV relating to a slightly more delocalised region at
the band centre [102, 103]. The localisation for the concentrations of interest are also con-
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Theoretical monovalent ground-state impurity bandwidths calculated in framework of the
tight binding approximation using approximate values applicable for N donors (purple) and




While the exact distribution will be quite complicated one can approximate it as a
uniform distribution such that [100]
Nd(E) =
Nd/Eb Ed − 12Eb ≤ E ≤ Ed + 12Eb0 otherwise (3.32a)
= Nd δ(E − Ed + 12Eb, Eb), (3.32b)
with the modified Dirac delta function defined as,
δ(a, b) =
b−1 0 ≤ a ≤ b0 otherwise . (3.33)
For a band of closely spaced levels a summation can again be expediently replaced by an















which on making the substitutions E = Ed − 12Eb + kBT, Ed = kBTd and Eb = kBTb












If  > c − d + b/2 there is an overlap of the impurity band with the conduction band.
In this situation the donors with Ed ≥ Ec cease to be localised and are able to readily donate
an electron to the conduction band [9]; this is accounted for by an increase in the Fermi level.
Additionally, the donor ground state will follow the potential fluctuations due to the
aforementioned charge inhomogeneity, causing a further spread of energy. Equation 3.15b



















E − Ed + 12Eb − V,Eb
)




Applying a change of variables and using the Jacobian determinant∣∣∣∣∂ (V,E)∂ (ν, )


























A number of additional extrinsic effects will also act to reduce the energy separation
between individual donors levels and the conduction band. The interaction between a neutral
donor ion and its bound electron, for example, will in part be screened by the presence of
the conduction electrons. In the case of a non-degenerate n-type semiconductor an estimate





























is the effective Bohr radius of the hydrogenic donor impurity. A plot of Equation 3.38
at 25 ◦C and 400 ◦C are given in Figure 3.2. In light of the anisotropic nature of 4H–SiC
the geometric mean of the conductivity effective mass principle components and dielectric

















Theoretical shift of donor ground-state energy, Ed, due to screening by conduction electron,
n, calculated under the assumption of non-degeneracy, calculated at 25 ◦C and 400 ◦C.
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doping and temperature are considered their influence will be negligible, more so at elevated
temperatures. A consequence of this effect is, however, that the greater the number of free
electrons the greater the influence of electron-electron interactions and subsequently the
easier it it for remaining electrons to be ionised [29]; such an effect thereby must be treated
self-consistently.
For an anisotropic semiconductor such as 4H–SiC, it should also arise that Ed will vary
somewhat with temperature due to inequivalent lattice expansion in different directions,
causing the impurity state wave function to be modified [37]. Fundamental studies are
required to assess such subtleties but are expected to have little influence in comparison to
those effects already mentioned.
The mutability of the intrinsic bands and donors levels subsequently allow for a donor or
acceptor energy to reside in the conduction band and valence band, respectively, as indicated
by Equation 2.12. In such cases the atoms are again permanently ionised with the liberated
electrons becoming free to take part in conduction [97]. Experimental results for N doped
4H–SiC presented in Figure 2.11 [48] identified a critical concentration close to 1019 cm−3.
3.6 Acceptor Ionisation
Similarly, the concentration of ionised acceptors can be determined from a set of analogous
equations. At low doping concentrations the interaction between acceptors impurities is





where β = 2 for each non-degenerate valence band in 4H–SiC.
Approximating the acceptor DOS by a uniform distribution,
Na(E) = Na δ(E − Ea + 12Eb, Eb), (3.40)


















E − Ea + 12Eb − V,Eb
)
[1 + βe(E−EF)/kBT ]e(V/G)2
dV dE (3.42)
which on making the substitutions E = Ea− 12Eb +kBT, Ea = kBTa and Eb = kBTb may












In contrast with N doped 4H–SiC, the predicted metal-insulator transition for Al dopants
is experimentally observed taking place between 6.4 cm−3 and 8.7× 1020 cm−3 [107–109].
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Similar expressions to those derived in §3.5 can also be used for acceptors, and therefore
for brevity are not repeated.
3.7 Charge Neutrality Equation
The equilibrium value of EF used in the preceding equations is required to satisfy the charge
neutrality condition [29]
n− p = N+d −N−a . (3.44)
The problem requires a self-consistent numerical calculation which at high doping concen-
trations demands up to 10 iterations to achieve convergence of EF to 0.1% tolerance.
The calculated results for the normalised free carrier concentrations, reduced Fermi level
and extrinsic band gap for relevant device doping concentrations with zero compensation
are presented in Figure 3.3 wherein variation of Ec and Ev with N+d and N
−
a is performed
using the parameterised models of Persson et al.∗ [39], change in the intrinsic band gap is
accounted for using the expression in [44] and screening of donors and acceptors by free
carriers is included following the suggestions by Lee [100].
A visual illustration of the solution for 4H–SiC in thermal equilibrium is presented in
Figure 3.4 for an intrinsic sample at 673 K, a moderately n-type sample at 300 K and a highly
doped p-type sample at 300 K. A closer look at the total extrinsic conduction band DOS
for moderate doping at high temperature is given in Figure 3.5 and is seen to differ greatly
from that for a single parabolic band both at high and low energies. Presented alongside
is the resulting distribution of electron energies which are also found differ greatly. As the
transport properties vary between bands a two band model should strictly be used at high
temperatures.
From the room temperature shift of the Raman longitudinal optical phonon plasma-
coupled (LOPC) mode, Cuia et al. found that for a 5× 1017 cm−3 nitrogen doped 4H–SiC
sample, as determined by secondary ion mass spectroscopy (SIMS), the free electron con-
centration was approximately 2× 1017 cm−3 (N+d /Nd ≈ 40%), which is in close agreement
with these calculations, assuming a realistic partial inactivation of donors [110].
Compensation will influence the determined values which can understood from Figure 3.6.
The compensation ratio [111],
K =
Na/Nd for Na < NdNd/Na for Nd < Na , (3.45)
should only be considered important for values above 5% [111]. The two common process
induced intrinsic defects are the Z1/2 and EH6/7 centres, providing two acceptor levels and
one donor level, respectively. Their concentrations are, however, much too small to influence
the channel of gate epilayers, but could make a difference in lower doped buffer layers [112].
Interestingly, the electrons ionised from hexagonal donor sites due to compensation will
act to screen the electrons on the k sites and facilitate their ionisation [48] which for low































































































Calculated majority carrier concentrations, reduced Fermi level relative to the conduction
band edge and fundamental band gap in nitrogen and aluminium doped 4H–SiC for
relevant n-channel JFET doping concentrations assuming no compensation. Values are
determined from numerical solutions to the charge neutrality equation. Solid lines represent














N(E) / 1022 eV−1 cm−3 f0(E) n(E) / 109 eV−1 cm−3












N(E) / 1022 eV−1 cm−3 f0(E) n(E) / 1018 eV−1 cm−3












N(E) / 1022 eV−1 cm−3 f0(E) n(E) / 1019 eV−1 cm−3
(c) Nd = 0, Na = 5× 1019 cm−3, T = 300 K
Figure 3.4
Illustrative density of states and carrier energy distributions in the conduction and valence
bands of (a) intrinsic, (b) n-type and (c) p+-type 4H–SiC at various temperatures, T. The
















































Equilibrium distribution of conduction band density of states and free electron
concentrations determined for a singular intrinsic parabolic conduction and valence bands
without impurity induced effects (dashed lines) and using the proposed model including
non-parabolicity, multiple non-equivalent conduction and valence bands and impurity
induced effects for a N donor concentration of 1× 1018 cm−3 with compensation
concentration Na = 1× 1015 cm−3 at T = 673 K. The intrinsic first conduction band
minimum is taken as the reference energy.
compensation can actually increase the degree of ionisation in the usable temperature range.
Compensation will also increase disorder and the fluctuations of the impurity potential, but
given the level of doping control and the moderate doping concentrations required for JFETs










(b) p-type: compensating donors
Figure 3.6
Illustration of the effect of compensation in doped semiconductors. Electrons and holes are
represented by filled and empty circles, respectively. Dashed arrows indicated a previous
lowering in energy of a majority carrier to fill a compensating state. Solid lines represent
subsequent possible majority carrier transitions into the conduction or valence band for




















Percentage error introduced through use of the Boltzmann approximation to the Fermi
integral of order one-half.
Given the values for the reduced Fermi level in Figure 3.3a and the relative plot for the
Fermi integral in Figure 3.7∗ the worst case error introduced through use of the Boltzmann
approximation for a typical n-type JFET channel and gate epilayer are approximately 0.1%
and 2%, respectively.
3.8 SPICE Models
The degree of ionisation and the position of the Fermi level are extremely useful parameters
for use in compact models. While feasible to incorporate, the iterative methods through
which Simulation Program with Integrated Circuit Emphasis (SPICE) operates would be-
come burdened by the models presented in the preceding sections. Using their results for
guidance and validation, the proceeding section presents a set of efficient approximations for
modelling the carrier concentrations in non-parabolic and highly doped bands. An appro-
priate procedure for using the highly efficient Newton-Raphson (NR) root finding algorithm
to find EF for both n- and p-type samples is also given.
3.8.1 Free Carrier Concentration
At high temperatures or doping concentrations the use of the parabolic single band approxi-
mation and Maxwell-Boltzmann statistics can become untenable. It has already been demon-
strated how analytic approximations for the free carrier concentrations may be achieved
where the DOS has been derived from k.p perturbation theory [113]. To calculate the elec-







∗The Fermi integral pertains to parabolic bands.
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must be solved. A typical n-channel JFET has a doping concentration of approximately
1017 cm−3. Figure 3.3a suggests that for a N doping concentration of 1017 cm−3 η < −5 at
all temperatures, allowing the Fermi transform to be appropriately approximated by






is the Laplace transform of f() at s. The integral can be solved piecemeal after expanding





















k! (n− k)! (3.46f)
is the binomial coefficient. As the relationship between the Fermi integral and transform of
order one-half is
F 1/2 = 2pi
−1/2F1/2 (3.47)
it is convenient to define
G1 = 2pi
−1/2g1 (3.48)
whose value can be approximated by the truncated series
G1(α) ≈G1,0 +G1,1α +G1,2α2 +G1,3α3 +G1,4α4. (3.49)
whose scalar coefficients can be numerically calculated as 1.00∗, 0.750, −0.469, 0.820 and
−2.31, to 3 significant figures.
The DOS of overlapping bands should be summed together [97], as illustrated in Fig-
ures 2.6b and 3.5. Using the variables and syntax derived in §3.3, the total electron concen-
tration in the two lowest conduction bands is given as
n0 = Nc,1F 1/2(F − c,1, α1) +Nc,2F 1/2(F − c,2, α2) (3.50a)
≈ Nc,1G1(α1)eF−c,1 +Nc,2G1(α2)eF−c,2 (3.50b)
















Calculated thermal conduction band density of states effective mass, mde , including all six
bands of interest, as a function of absolute thermodynamic temperature, T, as determined
by Equation 3.51 using first-order k.p dispersion parameters 0.77 eV−1 and 0.83 eV−1 for







where secondary subscript numbers 1 and 2 refer to the first and second conduction band,
respectively. The latter form given by Equation 3.50d demonstrates that the two bands can
be represented as a single effective band with combined conduction band effective DOS, Nc,
with a thermal DOS effective mass [114] of











as plotted in Figure 3.8, assuming the same first-order k.p dispersion parameters 0.77 eV−1
and 0.83 eV−1, for the first and second bands, respectively. The closed-form expression is in
close agreement with numerically determined values of mde (T ) obtained from band structure
calculations by Wellenhofer and Rössler [30].
Closed form analytic solutions can be attained for the n0 and EF in a compensated
semiconductor that contains a single monovalent donor impurity. Unfortunately, for two
inequivalent levels, as in the case of 4H–SiC, no real solutions exist. It has been suggested
that the hexagonal and cubic donor levels can be approximated by an effective donor level
[115]; unfortunately, a single static level provides a poor fit and its value and variation with
temperature and compensation are difficult to account for.
Approximate solutions to EF, and thus n0, in n-type 4H–SiC can be determined from
the simplified charge neutrality equation [12]
n0 −N+d,h −N+d,k +Na = 0, for {N+d,h, N+d,k}  Na, (3.52)
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where N+d,h and N
+
d,k represent the concentrations of ionised donors on hexagonal and cubic
sites, respectively, and Na ≈ N−a is the net concentration of compensating acceptors which
can be safely be assumed to be completely ionised [37]. Equation 3.50 and its derivatives are
well behaved and simple to calculate [116], making it ideal for use in efficient derivative based
root finding methods such as the NR algorithm. An appropriate initial estimate comes from
noting that at absolute zero n0 is zero and EF coincides with the highest donor level with
remaining unionised donors [37]. Using this approach it is also possible to use intermedi-
ately determined values for n0 and N+d to simultaneously update dependent parameters and
thereby significantly reduce the total number of iterations required to achieve convergence.
A similar procedures can be followed for calculating the free hole concentration in the
gate epilayer; although, additional high doping effects need to be included. In the case of
valence band tailing, γ and  are closely linked and a simple closed form analytic solution
is not possible. The proposed solution, suitable for Verilog-A implemented SPICE models,
employs the Joyce-Dixon approximation (JDA) [42,116]
F 1/2(x) ≈G1ex −G2e2x, for x < −1 (3.53a)









(s), s ∈ {1, 2} (3.53b)
















































3.8.2 Intrinsic Carrier Concentration
The intrinsic carrier concentration, ni, has a strong temperature dependence which can be
most appropriately expressed as




































− φg(T )φT(T )
]
, (3.56c)
where φg = eEg is the band gap voltage and md = (mde mdh)
1/2, with mdh by definition given
by Equation 3.55b.
The mass action law is valid for non-degenerate semiconductors in thermal equilib-
rium [17]. For the gate epilayer used in the JFET structures in thus study, the acceptor
concentration is large enough to be considered as degenerate. The identity
p0 n0 = n
2
I (3.57)
is however valid, where nI is an apparent intrinsic carrier concentration and differs from ni
only in its use of Equation 3.55a in Equation 4.34 [9].
3.9 Conductivity
This section is concerned with investigating the temperature dependence of the bulk low-
field∗ electron conductivity in 4H–SiC which is of interest in describing the operation of
JFETs. A suitable model for the low-field electron mobility is developed in the framework
of the relaxation time approximation of the Boltzmann equation and includes the influence
of multiple non-parabolic and anisotropic conduction bands. Appropriate expressions for
the scattering time and conductivity effective mass are identified. Thermal averages of the
electron conductivity effective mass calculated for the two lowest non-equivalent conduction
bands are lastly determined.
3.9.1 Scattering time





requires knowledge of the distribution of electrons and their velocities, v [117]. In the
presence of a weak external electric field, E , the Boltzmann equation in the framework of
∗The low-field assumption is approximately valid forE less than 1× 103 V cm−1 [36].
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the relaxation time approximation∗ provides a closed form expression for the distribution
function, f , for electrons as
f = f0 + eτmE · v∂f0
∂E
, (3.59)
where τm denotes the momentum relaxation time and is strongly dependent on the wave
vector. Equation 3.59 suggests that the shape of the equilibrium distribution will be main-
tained, but will have its k–space origin shifted in the direction of the electric field. The Pauli
exclusion principle places limits on the motion of electrons in response to an applied electric
field. The current density will be zero for f0 as the carrier velocity, v, is antisymmetric,
v(k) = −v(−k), and f0 is symmetric, f0(k) = f0(−k) [35]. It is therefore the case that only
electrons in the region of energy where −∂f0/∂E is significant are available to take part in
conduction. Substituting in the remaining anti-symmetric portion and changing to a sum







A wave vector denotes the state in which an electron wave packet, representing a localised
electron, would be most concentrated. Wave theory defines the group velocity of a wave
packet, representing the expectation value for the velocity of an electron centred at a given
point in k–space, as being proportional to the gradient of the dispersion and directed normal
to the constant energy surface at that point. From Equation 3.2 the k–space group velocity,











is found to be direction and energy dependent. The κ–space velocity,
v(κ) = ~−1∇κE(κ) = ~κ
m∗
(3.62)
attained through the change of variables in Equation 3.3, is however a scalar. For weak
electric fields the drift velocity is much smaller than the thermal velocity and can be ignored
in the following analysis. Given the electron kinetic energy,
E = 12m
∗v2, (3.63)







, (i, j) ∈ {x, y, z}, (3.64)
∗The relaxation time approximation is valid for low-field strengths and when the scattering mechanisms
are elastic, isotropic, or both [35].
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In the case of non-degenerate semiconductors the centre of ∂f/∂E will be far below the
bottom of the conduction band and only the upper tail of the distribution will overlap it [29].














it is seen that an appropriate average scattering time, τm, is required. The low-field condition






E(E +AE2)1/2 e−E/kBTτm dE∫∞
Ec






where 〈Eτm〉 is the expectation value of Eτm normalised by the probability density function,
(E+AE2)1/2 e−E/kBT . Equation 3.68 differs from the case of a standard band in the inclusion
of a (1 +AE)1/2 term in both of the integrals.
It is expediently assumed that τm depends only on the magnitude of the electron velocity
so that τm can be used for all directions. More generally τm will be tensorial and one should
use the quotient with the corresponding effective mass component [36]. The error introduced
will however be small in the temperature range of interest where the dominant scattering
mechanisms are isotropic.
3.9.2 Conductivity Effective Mass
When dealing with carrier transport it is important to remember that the effective mass is
a function of energy, such that carriers appreciably above their respective band extremum,
referred to as hot electrons, will have different transport properties to those located at the
extremum [35]. The equations of motion for an electron due to the force of an electric field
in a semiconductor without spherical symmetry requires an appropriate effective mass in the
direction of electron motion to be used [36].









E j, (i, j) ∈ {x, y, z}, (3.69)
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where σij andm∗ij are the conductivity and effective mass tensors, respectively; Ji andE j are
the current density and electric field vector components in the i and j directions, respectively;
n is the total concentration of electrons in the given conduction band; and τm is given by
Equation 3.68 [36]. In an anisotropic conductor, J andE will not be parallel except along
axes of symmetry which for ellipsoidal constant energy surfaces are the directions of the
principle axes of the tensor; i.e., for i = j [36].
The conductivity effective mass, also referred to as the inertial effective mass, accounts
for the quantum mechanical aspects of electron motion inside the classical equation [9].
Analogising the time rate of change of a wave packet’s group velocity with the acceleration







, (i, j) ∈ {x, y, z} . (3.70)
Both m∗xx and m∗yy, as so far implied, can be satisfactorily be treated as being scalar values
that are independent of E. Conversely, the thermal average of the conductivity effective








should be used in Equation 3.69∗ [119]. Equation 3.71a may be readily solved in E–space
using the techniques previously discussed; restricting the discussion to non-degenerate semi-
conductors under low electric fields and setting the reference energy to the the conduction








where from Equation 3.70,
m∗zz(E) = m
∗
zz(0)[1 + 4A(E +AE
2)]3/2. (3.71c)
In terms of the normalised variables previously stated this becomes,
〈m∗zz〉 =
∫∞
0 ( + α
2)1/2e−d∫∞






zz(0)[1 + 4α( + α
2)]3/2. (3.71e)
The total contribution is the sum for the individual ellipsoids. Close to equilibrium it can
∗The effective mass will also reduce very slightly as temperature is increased on account of interactions
with lattice vibrations; however, this will not greatly influence results [55].
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be noted that the carriers will be evenly distributed between all of the equivalent ellipsoids
[35]. In 4H-SiC, the constant-energy ellipsoids lie along the six symmetrically equivalent
〈101¯0〉 directions. As the band minima for both the first and second conduction band occur
at the M–points in the Brillouin zone, the problem may be mathematically considered in
each case as three equivalent ellipsoids along the three unique sets of axes∗ [57, 120].







The tensors of each equivalent conduction band minima must, however, be related to a
unique set of orthogonal axes which can be achieved through use of the second rank tensor
transformation law [121],
m∗ij
′ = lip ljqmpq, (3.73)
where lip and ljq denote direction cosines. The directions in the new coordinate system are
given in terms of direction cosines from the original coordinate system axes contained in a
set transformation matrix† [36]. The transformation matrix for counter clockwise rotation








cos θ − sin θ 0
sin θ cos θ 0
0 0 1
 (3.74a)

























 , for θ = 120°, (3.74c)
respectively. Thus, for rotation of the co-ordinate system about the principle axis, the
following transformations are performed,
∗Two opposite facing half ellipsoids constitutes one full ellipsoid [37].




























′ = 0 (3.75d)
m∗zz
′ = m∗zz. (3.75e)
Choosing the reference axis to line up with the principle axis of one of the ellipsoids and
transforming the remaining two to the same set provides the direction averaged conductivity






















3m∗yy)/4 (3m∗xx +m∗yy)/4 0
0 0 〈m∗zz〉
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Thus, while transport within each ellipsoid is anisotropic, if the electric field in any direction
of the basal plane is sufficiently low such that each equivalent valley is equally populated
the resulting value averages out to the same value each time [35].
The conductivity in the direction of current flow can be alternatively expressed as
σ =
J2
J ·E . (3.77)
In the case of crystals with hexagonal symmetry previously identified we have a single axis
of symmetry along the [0001] direction. The perpendicular and parallel components of J
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can be expressed as
J⊥ = σ⊥E⊥ = J sin θ (3.78a)
and
J‖ = σ‖E ‖ = J cos θ, (3.78b)
respectively [97]. Substituting these expressions into Equation 3.77, it is subsequently found
that
















As each basal plane direction is equivalent the change in effective mass in any direction can




2 θ +mce,c cos
2 θ. (3.80)
The resulting range for the conductivity effective mass of an electron at the bottom of the
first and second conduction band will vary with direction between 0.33me ≤ mce,1 ≤ 0.45me
and 0.45me ≤ mce,2 ≤ 0.80me, respectively, as illustrated in Figure 3.9a. SiC is typically
grown between 4° and 8° off axis, although Equation 3.80 and Figure 3.9a suggest little
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Electron conductivity effective mass in bulk 4H–SiC in the first and second conduction
bands, denoted by 1 and 2, respectively, for (a) variation with angle, θ, subtended from the
principle axis at their respective minimum and (b) variation with temperature, T, for
motion along the principle axis.
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a device on the wafer for an ideal crystal bears no effect on the conductivity.
Equation 3.76c shows that the effective mass perpendicular to the basal plane is equal to
the thermal average of the principle axis effective mass tensor components for a single band
along the principle axis as described by Equation 3.71; numerically determined value for the
first and second conduction band are given in Figure 3.9b as a function of temperature. The
increase is fairly linear, changing by approximately 19% and 21% between 25 ◦C and 400 ◦C
in the first and second conduction bands, respectively. Consequently the calculated room
temperature values are noticeable larger than the values determined at the band minima.
The appropriate average for use in other contexts may differ. For example, the appro-
priate value for use in the Richardson constant [122] can be a much larger value as the lower
mass carriers with energy less than the barrier height will not contribute to the average.










with each non-equivalent band having a corresponding values for n, τm and mce. The equi-
librium distribution of electrons between the different conduction bands will be determined
by the ratio of the DOS of each band at a given energy [18]. Appropriate weighted av-
erages are required for both effective mass and relaxation time in both of the conduction
bands [31]. It should be apparent that without precise knowledge for τm in each band an
average thermal conductivity effective mass cannot be defined [123]. Methods for achieving
this are well known and therefore are not covered here. Expressions for each τm component
derived under the assumption of single parabolic bands remain valid provided Equation 3.51
is used in place of mde .
3.10 Summary
An analytic expression for the DOS suitable for the two lowest non-equivalent conduction
bands in 4H–SiC has been developed based on a k.p approximation of the dispersion near
their respective minimum. Appropriate expressions for the thermal equilibrium electron and
hole concentrations in extrinsic samples have been subsequently found which include the
influence of the random spacial variation of impurities. Computationally efficient models to
represent the DOS of donors and acceptors impurities were also discussed.
Numeric solutions for the Fermi level in n- and p-type 4H–SiC that satisfy the charge
neutrally equation were subsequently calculated. The combined influence of multiple non-
parabolic conduction bands, multiple valence bands and impurity induced variation in the
DOS for intrinsic and impurity bands were shown to have a marked effect on the determined
free carrier concentrations, Fermi level and band gap energy, especially for degenerately
doped samples. The worst case error introduced through use of the Boltzmann approxi-
mation for 1017 cm−3 N and 1019 cm−3 Al doped samples were found to be approximately
0.1 % and 2 %, respectively. The self-consistent calculations also identified a reduction of the
intrinsic band gap at 400 ◦C in each case of 27 meV and 79 meV, respectively.
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Based on the solutions to the aforementioned models a set of efficient well behaved closed
form expressions were developed for the free carrier concentrations in the framework of the
JDA which are ideally suited for use in circuit simulations. Convenient expressions for the
thermal density of states effective masses were simultaneously developed that can be utilised
in expressions derived for singular parabolic bands. The conditions by which solutions to
the charge neutrality equation can be achieved using the efficient NR algorithm were also
identified.
The effect of multiple non-parabolic conduction bands on the low-field electron conduc-
tivity in 4H–SiC was lastly discussed. Appropriate weighting functions for the momentum
relaxation time and conductivity effective mass were identified. The effective mass in each
band for all directions on the basal plane was found to be the arithmetic mean of the prin-
ciple axis effective mass tensor components parallel to the plane. Under the assumption of
parabolic dispersion these values will be almost independent of temperature. The similar-
ity of the conductivity effective mass along the basal plane in each conduction band also
indicates that the distribution of carriers in each band will have little effect on the low-field
electron mobility. The effective mass perpendicular to the basal plane was found to be sim-
ply equal to the principle axis effective mass tensor components for a single band in that
direction. The non-parabolic dispersion in this direction was found to introduce a tempera-
ture dependence to the effective mass, causing the expectation value to increase by 19% and
21% between 25 ◦C and 400 ◦C in the first and second conduction bands, respectively. The
derived expressions in context with a two band conductivity model provide much needed






The modern electronics industry provides a rich catalogue of solid-state devices to suit
a wide range of applications, wherein topologies and materials are selected based on their
combined merits and manufacturability. Harsh environment sensors utilising SiC continue to
receive much attention, creating a demand for accompanying signal conditioning electronics.
High quality and process tolerant SiC junction field effect transistors (JFETs) are relatively
simple to fabricate using conventional equipment and techniques, and circumvent many of
the pitfalls experienced by other SiC transistor variants. Their suitability for long term
operation under such conditions have been demonstrated by a number of groups [4, 8, 96].
Computer simulations are of great utility in the development of electronic systems, pro-
viding an efficient and relatively inexpensive method of validating and optimising devices
and circuits. Circuit simulators make use of high level device models, commonly referred
to as compact models, that employ a combination of physical and empirical expressions to
achieve fast convergence, even for complex circuits with numerous devices. The validity of
these simulations, however, depend on how accurately the models are able to reflect real
device behaviour. Material specific models are often also demanded to account for changes
in stimuli, such as temperature and electric field. Historically the JFET has been overshad-
owed by other field effect transistor (FET) structures and the need for integrated circuit
(IC) compatible compact models has not previously arisen, presenting a stumbling block for
many contemporary SiC IC designers.
This chapter continues by first outlining the process steps followed to produce the
n-channel lateral depletion-mode (NLDM) JFETs and related devices developed for this
project. Contact performance and influence on device operation is then briefly discussed.
Two novel IC compatible compact models, developed in the framework of the gradual chan-
nel approximation (GCA), that include the influence of the body-effect and electric field
dependent mobility are then presented; the first is proposed for users requiring closed form
solutions while the second employs an efficient numerical method to calculate the extrapola-
tion pinch-off point (expop) but more accurately describes channel modulation. Validation
and optimisation of model parameters against experimental data is then presented. Appro-




The second generation of Newcastle University (NU) SiC JFETs used in this study were
designed and fabricated by Dr. Konstantin Vasilevskiy and are based on the first genera-
tion devices developed by Dr. Rupert Stevens [124]. A concise account of the process flow
followed to create the 4H–SiC JFETs and other related devices is given in Table 4.1, with
accompanying JFET cross sectional schematics in Figure 4.1∗†. The mask references listed
in the third column of Table 4.1 relate to the layout images provided in §A.
The starting sample at step 1 was taken from a commercial 4H–SiC n-type wafer with
three layers of epitaxy, obtained from Cree, Inc. A body epilayer with nominal p-type doping
concentration and thickness of 2× 1015 cm−3 and 7µm, respectively, acts as a buffer layer
and provides isolation from the n-type substrate. A n-type epilayer with nominal doping
concentration and thickness of 1× 1017 cm−3 and 300 nm, respectively, acts as the device
channel. Lastly, a p-type gate epilayer with nominal doping concentration and thickness of
2× 1019 cm−3 and 200 nm, respectively, is included as the primary means of modulating the
active device channel. Importantly, Cree specify tolerances of ±10% for epilayer thickness
and ±25% and ±50% for n- and p-type dopant concentrations, respectively [125].
The initial reactive ion etching (RIE) in step 5 was performed in stages, in-between
which electrical measurements were taken to test for isolation between the gate and channel
epilayers. Using this method the gate epilayer thickness was determined to be 177.5 nm.
Approximately 50 nm of the channel region was additionally removed to insure adequate
electrical isolation at the expense of increasing the series resistance at the source and drain
ends of the channel.
The N implant in step 7 was intended to provide a box profile extending approximately
200 nm into the n-type epilayer with a peak concentration of 2× 1019 cm−3. The implant
energies and fluxes used are listed in Table 4.2. The results of SIMS measurements shown in
Figure 4.2 provide confirmation and agree with the SRIM simulations presented alongside.
While the sensitivity of SIMS is capable of detecting densities as low as 1014 cm−3, the
dynamic range is very poor and discrepancies occur when transitioning from high to lower
doped regions‡ and are due to a cascading of impurities from the crater wall of the preceding
highly doped region [126]. It should also be noted that SIMS provides the total rather than
activated concentration. The 1700 ◦C rapid thermal anneal (RTA) in step 10 was performed
to activate the implant and repair related damage. Post-anneal room temperature Hall-effect
measurements provided a free electron concentration and Hall mobility of 4.01× 1018 cm−3
and 103.5 cm2 V−1 s−1, respectively; using the model presented in §3.7, and noting that
the solubility of N at 1700 ◦C is expected to be notably less than 2× 1019 cm−3 [127], the
activated donor concentration can be approximately determined to be 1.2× 1019 cm−3.
During thermal oxidation a fresh oxide-semiconductor interface is created which transi-
tions into the semiconductor [17]. The oxidation performed in step 17 removed approximately
22.7 nm from the surface of the n- and p-type epilayers and is the sum of two successive oxida-
∗Images not drawn to scale.
†Colours used reflect observation [20].




A simplified version of the process flow, developed by Dr. Konstantin Vasilevskiy of




2 Photolithography Mask: GATE (see §A)
3 Deposit Ti/Ni 5/80 nm
4 Lift off
5 RIE
6 Photolithography Mask: NIMPL (see §A)
7 N implantation 200 nm at 2× 1019 cm−3
8 Clean
9 Etch Ni/Ti
10 Deposit protective layer and anneal 1700 ◦C RTA
11 Clean
12 Photolithography Mask: MESA (see §A)




17 Oxidation 47 nm SiO2 (−22.7 nm SiC)
18 Photolithography Mask: NCONT (see §A)
19 Etch SiO2
20 Deposit Ti/Ni 5/70 nm
21 Lift off and anneal 1040 ◦C, 210 s
22 Photolithography Mask: PCONT (see §A)
23 Etch SiO2
24 Deposit Ti/Al/Ti/Al/Ti/Ni 3/15/6/30/25/30 nm
25 Lift off and anneal 1000 ◦C, 20 s
26 Photolithography Mask: TOPUP (see §A)
27 Deposit Cr/W/Pt/Au 10/11/20/220 nm
28 Lift off
29 Deposit Si3N4 1030 nm
30 Photolithography Mask: PROTE (see §A)






(1) Clean (2) Photolithography (3) Deposit Ti/Ni
(4) Lift off (5) RIE (6) Photolithography
(7) N implantation (8) Clean (9) Etch
(10) Deposit and anneal (11) Clean (12) Photolithography
(13) Deposit (14) Lift off (15) RIE
(16) Etch (17) Oxidation (18) Photolithography
Figure 4.1
Cross section view during a JFET process flow.
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(19) Etch (20) Deposit Ti/Ni (21) Lift off and anneal
(22) Photolithography (23) Etch (24) Deposit Ti/Al
(25) Lift off and anneal (26) Photolithography (27) Deposit Cr/W/Pt/Au
(28) Lift off (29) Deposit Si3N4 (30) Photolithography
(31) Deposit Al (32) Lift off (33) RIE
(34) Etch Al
p 4H–SiC p-contact photoresist
p+ 4H–SiC n-contact silicon dioxide
n 4H–SiC top–up silicon nitride
n+ 4H–SiC
Figure 4.1




N implant energies and fluxes used
to form a 2× 1019 cm−3 box profile
to facilitate low resistance n-type
contacts.





















SIMS measurements (points) alongside
SRIM simulation results for individual
implant steps listed in Table 4.2 (dashed
lines) and their total (solid line).
tion steps with intermediate removal taking place due to reprocessing. Lateral oxide growth
also reduces the gate length by about twice this value, while simultaneously increasing the
non-self alignment distance between the active channel and its contacts by the same amount.
Previous atomic force microscopy (AFM) measurements within the Active Sensor Struc-
tures for Extreme Environments (ASTRO) project at NU have shown that in forming Ni2Si
contacts Ni is consumed at approximately twice the rate of SiC [128]; for the 70 nm of Ni used
in this study approximately 35(5) nm of SiC is expected to be consumed. This is notably
beneficial for n-type contacts as the peak implant concentration is located approximately
this distance below the post RIE surface, although will understandably increase the sheet












An aerial view photomicrograph of a fabricated SiC n-channel lateral depletion-mode
(NLDM) JFET with 9 µm gate length and 250 µm gate width and a corresponding
schematic diagram with colours corresponding to those used in Figure 4.1; with nitride and
top-up layer opacity has been reduced to preventt the visual obstruction of the lower layers.
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The additional metallisation described in step 27 is intended to ensure thermal stability,
by restricting diffusion into and away from the contact, and prevent damage from probing
during electrical characterisation.
A magnified aerial-view photomicrograph of a completed JFET with 9 µm gate length and
250 µm gate width is shown in Figure 4.3 alongside a schematic illustration for comparison.
4.3 Ohmic Contacts
Ohmic contacts must be capable of providing the necessary current to a device with a voltage
drop that is small compared with its active regions [126]. Unfortunately, it is very difficult
to make low resistance ohmic contacts on wide band gap semiconductors, particularly to
n- and p-type regions simultaneously, making it important to assess their impact on device
performance [12]. Unlike in the case of a p-n junction, where both regions constitute a single
crystal, the contact between a metal and a semiconductor gives rise to interface states.
The act of forming the contact will influence the interface properties, thereby altering the
distribution, nature and concentration of traps that act to pin the Fermi level and ultimately
determine the barrier height [36]. Annealing of Ni/Ti and Al/Ti contacts on n- and p-type
4H–SiC, respectively, have been show to provide sufficiently low specific contact resistance
to realise JFETs [129–133], and were thus adopted for this study.
Due to the low doping of the body epilayer and the omission of a pre-deposition implant,
the contacts displayed rectifying characteristics, albeit with large leakage currents. When
used as a JFET body contact any voltage with respect to the channel will be split across three
series resistance components, those being the contact resistance, Rc, the bulk semiconductor
resistance, Rbulk, and the p-n junction depletion layer resistance, Rpn. In normal device
operation the body contact is always forward biased while the body-channel p-n junction is
always reverse biased which given the thickness of the epilayer suggests Rc + Rbulk  Rpn.
As a result, any applied voltage will appear almost entirely across Rpn, allowing the body
to be treated as a equipotential surface. Experimental JFET characteristics show this to be
the case, making it unnecessary to consider the influence of these contacts further.
Conversely, Rc for channel contacts is required to be low to prevent gain reduction and
limit the voltage burden. Also, as the gate contact can receive both positive and negative
voltages under normal operation, Rc can noticeably affect device performance in cases where
the gate-channel p-n junction shows excessive leakage.








represents the per unit area resistance of the contact and is typically specified in the limit of
V → 0. For back-to-back contacts the dynamic resistance is highest at this point, thereby
providing a worst case value and thus a figure of merit. As current flow into lateral contacts
is non-uniform, transfer length method (TLM) measurements were performed to determine
the specific contact resistance for the gate and channel contacts. The TLM method also
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An aerial view schematics illustration of a transfer length method (TLM) test structure
with mesa width W, contact width Z = W − δ, contact length L and contact spacings d.







of the gate epilayer and implanted channel regions to be determined which denote the average
resistivity over a sample of thickness a [126]. Figure 4.4 illustrates an aerial view of a TLM
test structure, where W represents the mesa width and Z, L and d represent contact width,
length and separation, respectively. For the wide contacts considered in this study (see
Figures A.3 and A.4) the contact and mesa widths are approximately the same and the
influence of lateral current flow around the contact sides on the calculated contact resistance
will be insignificant [126,134].
Finetti et al. suggested a suitable model for annealed contacts, as outlined in Figure 4.5.






















(b) Modified 2-D transmission line model.
Figure 4.5
Cross section of a transfer length method (TLM) test structure with annealed contacts,
with mesa depth a, contact length L and contact depth into semiconductor t. Ieff
represents the proportion of the current flowing vertically into the contact (dashed lines)
with the remainder (dot-dash line) passing horizontal through the contact sidewall of
resistance Rsw. Rsh is the semiconductor sheet resistance either side of the contact. dR























as illustrated in Figure 4.5b. Due to the high doping concentration being used for both the
implanted channel and gate epilayers the influence of epilayer modulation by the back gate
can be ignored. Accounting for the doping profile near the epilayer surface, the difference
between Rsk and Rsh for n-type contacts, where 35(5) nm of SiC is consumed during contact
formation, will be close to 10%. The experimental Rc is the parallel combination of Rsw and
vertical contact resistance Rc,eff. As Rsw is finite, Rc,eff is larger than Rc, and the calculated
value of ρc will be higher than when expediently assuming Rsw is infinite.
Provided that the metal can be treated as an equipotential surface, the solution to the
two-dimensional transmission line model reveals that the potential along the length of the













and represents the distance over which a significant proportion of Ieff is transferred between









As L  LT (see Figure A.3 and Figure A.4) then coth(L/LT) ≈ 1 and the total resistance

































































































Room temperature transfer length method (TLM) measurements of annealed Al/Ti and
Ni/Ti contacts on highly Al (2× 1019 cm−3) and N (2× 1019 cm−3) doped 4H-SiC,
respectively. The utilised structures had contacts widths, Z, of 160 µm, nominal mesa
depths, a, of 200 nm and 300 nm, respectively, utilised four contact spacings, d, each and


































Variation in the total resistance, Rtot, between pairs of contacts 10 µm apart and the
determined variation of sheet resistance, Rsh, with temperature.
a straight line with slope Rsh/Z and y-intercept of 2Rc, from which ρc can be determined
provide Z is know [126]. As Rsw depends on ρc a self consistent approach is required.
Figure 4.6 outlines the intermediate steps followed to obtain ρc and Rsh for both p-
and n-type contacts at room temperature. Rtot values were determined from the dynamic
resistances at zero volts, calculated using the second-order accurate central difference method
[135] for four sets of contact spacings. Linear regression provided the best estimates for the
slope and y-intercept in addition to their uncertainties [56]. The results of the regression
were used to determine values for ρc and Rsh as well as their uncertainties. The determined
room temperature values for ρc in each case were 42(4) mΩ cm2 and 23(2) µΩ cm2 for p- and
n-type contacts, respectively.
From Figure 4.7 it is apparent that for p-type contacts both the sheet and contact resis-
tances reduce with temperature between 25 ◦C and 400 ◦C, the former due to the dominant
effect of dopant ionisation and the later due to increasing thermionic emission. Figure 4.7b
explicitly illustrates the reduction of sheet resistance as determined by TLM measurements.
These results suggest that p-type contacts will not impose a limit for high temperature device
operation.
Twelve identically fabricated n-type TLM structure at evenly spaced points along left
and right edges of a 10 mm by 10 mm sample were characterised, with the extracted room
temperature sheet resistances and specific contact resistance values presented in Figure 4.8.
Structure 7 was omitted due to process related damage. The left side of the sample provided
on average lower specific contact resistance and higher sheet resistance than the right side,
with two-sample t-tests indicating statistically significant differences with above 99% confi-
dence. These differences are believed to stem from a combination of three effects. Firstly,
the chosen process has been shown to be sensitive to the thickness of the Ti diffusion layer in





































(b) Specific contact resistance
Figure 4.8
A comparison of sheet resistance, Rsh, and specific contact resistance, ρc, values for two
columns of transfer length method (TLM) structures along the left (purple) and right
(green) edges of a 10 mm by 10 mm 4H–SiC sample with N implanted (2× 1019 cm3)
epilayer as described in Figure 4.2. Error bars denote the standard error and the dashed
lines represent weighted mean values for each group of values.
non-uniformity in deposition thickness for such thin layers. Secondly, the sample was an-
nealed in a 25 mm by 40 mm ceramic heater with a circular heating element. The difference
in temperature between the centre and the sides of the element during operation is evidenced
by the varying intensity of light produced, suggesting the sample edge furtherest from the
centre experienced a lower temperature anneal. Thirdly, a build up of photoresist occurs at
the edge of the sample after spinning due to surface tension and the approach of spraying
solvent to remove this excess cannot be used on small samples. This edge bead may have


































(b) φB = 0.5 V
Figure 4.9
Plots of the WKB derived specific contact resistance expression in Equation 4.7 in the
thermionic emission regime, at 25 ◦C, 100 ◦C, 200 ◦C, 300 ◦C and 400 ◦C at two different
barrier heights, φB.
shortening of d. All three issues are controllable in large scale fabrication and are not cause
for concern.
Comparable values for specific contact resistance were reported by Sundaramoorthy et
al. for similar contacts, although no uncertainties were provided [136].
An approximate analytic expression for ρc where thermionic field emission (TFE) is the
dominant transport mechanism can be derived in the framework of the Wentzel-Kramers-





































as measured in the bulk. Appropriate barrier heights for n- and p-type contacts were deter-
mined to be roughly 0.3 V and 0.5 V, respectively, and are in agreement with other published
works [137,138]. The predicted variations with temperature are presented in Figure 4.9 and





The term compact models refers to the mathematical descriptions of electronic components
used in circuit simulators [139]. Occam’s razor is a guiding principle of rejecting unnecessary
complexity. In the development of compact models the simplest approach that adequately
represents experiment in all regions of interest should be viewed as the most desirable, both
in terms of computational efficiency and usability. The primary objective is to account
for any important electrical properties to within a small enough fraction of the process
variation [140]. Aspects of device behaviour unimportant for intended operation include sub-
threshold conduction [141] and self-heating [142] and are therefore omitted. It is desirable to
employ physical parameters where possible to provide greater insight into device behaviour
and guidance during fabrication; however, empirical terms constitute an important strategy
for achieving a balance between accuracy and efficiency [143].
Simulation Program with Integrated Circuit Emphasis (SPICE) simulators work by nu-
merically solving for a consistent set of nodal voltages at the connection points between
circuit elements, whose terminal behaviour will in general be described by a collection of
non-linear differential equations [139]. Compact models must form conservative systems,
whereby either or both of Kirchoff’s flow and potential laws are satisfied∗. Iterative tech-
niques are employed whereby approximate solutions to the true nodal values are sought
with convergence being achieved when sequential estimations differ by less than the chosen
tolerances. This process requires that models be robust enough to accept any, potentially
non-physical, values as initial or intermediate estimates. Models need also adhere to the re-
strictions imposed by the numerical techniques utilised, with the most important for SPICE
simulators being that branch expressions and their first derivatives† should be continuous
across their domains in order to accommodate the Newton-Raphson (NR) algorithm‡.
The proposed IC NLDM JFET compact models are represented by a collection of lumped
elements describing different regions of the device. The quasi-static§ elements are first dis-
cussed. The primary component is a voltage-controlled current-source (VCCS) which is
used to model current flow along the JFET channel in terms of¶ drain-source voltage, vDS,
gate-source voltage, vGS and body-source voltage, vBS. Dynamic model components are sub-
sequently added to account for high frequency effects. Lastly, equations are introduced that
correctly scale user and internal model parameters in response to changes in temperature.
4.4.2 Quasi-static models
Macroscopic devices can be adequately described in terms of spatially averaged quantities. In
the linear region of operation the GCA is valid suggesting current transport along the channel
∗The sum of all flows out of a node and the sum of branch potentials around all loops at any instance
are zero.
†Some analysis techniques require higher order derivatives to be continuous also.
‡Small-signal analyses make strict use of linear models but rely of non-linear models for prior determi-
nation of bias points.
§A quasi-static model is valid for both static and low frequency large signal analysis.















Cross sectional schematic structure for the JFET model being developed, indicating doping
concentrations as well as pertinent dimensions and positions, where L is the channel
length; a is the channel depth; Wd,t and Wd,b are the top and bottom gate depletion
widths into the channel, respectively; Na and Nb are the net acceptor doping
concentrations in top and bottom gate epilayers; Nd is the net donor concentration in the
device channel; N+d is the implanted donor concentration at the source and drain contacts;
and xD and xS are the drain and source ends of the channel, respectively.
(x-direction) and modulation of the depletion regions at the top and bottom of the channel
(y-direction) are dominated by the electric field componentsE x andE y, respectively. For a
channel with depth a, width Z and top and bottom gate channel depletion widths ofWn,t and
Wn,b, respectively, as illustrated in Figure 4.10, the conduction electron charge in a slice of a
homogeneous channel of length dx with electron density n is enZ(a−Wn,t−Wn,b)dx. For a
spatially dependent mean drift velocity, vd, of the form µe,0E x(1+E x/E c)−1, where µe,0 is the
low-field electron mobility andE c is a critical field, the instantaneous drain-source current,



















where φ is the position dependent potential along the channel.
Two models are introduced which differ only in the representation of Wn,b; model 1
assumes control by the body-source voltage only, while model 2 takes into account the
potential distribution along the length of the channel. In the following descriptions it is
assumed that the drain is at a higher potential than the source; reverse operation is achieved
with appropriate changes in sign and branch notation [139].








The gate-channel and body-channel junction potentials at the source end of the channel are
denoted by
φt = φ0,t − vGS (4.9b)
and
φb = φ0,b − vBS, (4.9c)
respectively, where φ0,t and φ0,b are the gate-channel and body-channel built-in potentials.






















wherein Na, Nd and Nb represent the net active gate, channel and body epilayer doping
concentrations, respectively. Lastly, a field dependent mobility parameter is defined by
Ξ = (LE c)
−1 , (4.9h)
where L is the top gate length.
Model 1
Applying the GCA and assuming body-channel junction potential along the entire channel




































































Employing the abrupt depletion approximation (ADA) [12], the drain-source saturation




















−1 = 0. (4.11a)






























− φ3/2t . (4.11d)













A real FET has no uniquely definable turn-off voltage∗ [126]. In the framework of the
ADA the gate-source turn-off voltage, vGS,off, is defined as the potential applied to the top
gate with respect to the source to reduce the channel width at the source to zero and is a
function of the bottom gate potential. Equating the effective channel width at the source














which on solving for vGS,off gives







∗This is more often referred to, somewhat ambiguously, as the threshold voltage.
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An analogous expression can also be defined for the bottom gate turn-off voltage as
vBS,off = φ0,b − φp,b
[
1− (φ−1p,tφt)1/2]2 . (4.13)
Model 2


























































































giving a channel saturation voltage of
vDS,sat =
φp,bφp,t − φp,bφt + φp,tφb








For Ξ > 0, an explicit solution for vDS,sat is not possible; however, numerical methods can
be employed to attain a suitable approximation to the true value. The NR method is a fast
converging iterative technique whereby an increasingly better approximation to the root of
a function of one dependent variable, f(x), can be attained after each successive iteration
subject to an appropriate initial estimate, x0. The approximate solution to the root of f(x)
after n iterations is





























A comparison of the proposed JFET channel models, 1 and 2, with the conventional
SPICE primitive (A), the Shockley model (B) and the Ding model (C), using the nominal
parameters listed in Table 4.3, for vBS = 0 V, vDS = vDS,sat and Ξ = 0 V−1.
continuous along the path of convergence∗. As the root of the first derivative of iDS with
respect of vDS is of interest, both the first and second derivative are required. Appropriate




















The value of vGS,off suitable for this model is equivalent to the result determined for
model 1.
Comparison
A comparison of the aforementioned models with the SPICE primitive [144] (A), Shockley
model [63] (B) and Ding model [79] (C), is presented in Figure 4.11 using the parameter
values listed in Table 4.3; these values where calculated based on the envisaged device channel
dimensions of 9 µm by 250 µm, the nominal epilayer thicknesses and doping concentrations
quoted by the wafer manufacturer, the measured Hall-effect electron mobility and the results
of the model presented in §3.7 assuming uncompensated homogeneous epilayers.
The single-gated models, A and B, predict a lower vGS,off than the remaining double-gate
models. This can be overcome though use of an effective channel depth and would cause




Theoretically calculated nominal material specific compact model parameter values
applicable to the fabricated devices under study, determined using the specifications from
the wafer manufacturer and simulated conductivity values.
Parameter G0 φ0,t φ0,b φp,t φp,b
Value 5.27 mS 2.94 V 2.81 V 7.93 V 402 V
models 1 and B as well as models C and A to overlap for Ξ = 0 V−1. Normalisation be used
to demonstrate that model 1 provides a closer approximation to model 2 than does model
C, increasingly so for modest Ξ or decreasing Nb. The relationship between models C and 2
is analogous to the relationship between models A and B, affirming that model C will poorly
represent changes in current for medium gate length JFETs when vGS is appreciably larger
than vGS,off.
A visual illustration of the position dependent modulation of the channel is presented
in Figure 4.12 for models B and 2. Solutions to the channel position, x, as a function of
the proportion of drain-source potential at x, φxS, are readily achieved through indefinite
integration [63]. Assuming a constant low-field electron mobility along the entire channel to



































































































































































(b) vDS = 3.20 V, vGS = 0 V, vBS = 0 V
Figure 4.12
Comparison of the channel potential, depletion and electric field profiles between the
Shockley (B) and the proposed JFET model (2) assuming constant mobility for a 9µm gate
length device with 300 nm channel depth, using nominal parameters listed in Table 4.3.
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After substituting for iDS, the explicit solution for the relative position along the channel,





















] , for 0 ≥ φxS ≥ vDS. (4.18h)
where S equals {t} and {t,b} for model B and 2, respectively.
Figure 4.12b shows that encroachment ofWn,b into the channel epilayer due to φ0,b results
in modest reduction of the active channel depth and is the reason for the difference in vGS,off
between the single- and double-gated models. φxS is also seen to noticeably increase Wn,b
above its equilibrium value, although to a much lesser extent than for Wn,t, thereby further
lowering iDS and vDS,sat compared with model 1. As Nb reduces this effect will become less
apparent and model 1 will become a better approximation of model 2. Model B can be seen
as a limiting case of both models 1 and 2 valid when the buffer epilayer is semi-insulating.
Mobility
The average electric fields seen in Figure 4.12 are large enough to noticeably reduce the
average channel mobility, and more so as vGS is increased. The images also highlight the
breakdown of the GCA and the non-physical nature of the expop which predicts an unrealistic
asymptotic increase inE to infinity at x = L; however, as this region is small compared to
L it will not have a significant impact on the average value.
Figure 4.13 presents output and transfer characteristics for channel model 2 simulated
using the nominal parameter values listed in Table 4.3. The effect of Ξ may be assessed by
comparing the dashed and solid lines, denoting constant low-field mobility and field depen-
dent mobility, respectively. For small vDS the average E remains low enough to maintain
the constant mobility approximation for all values of vGS. Also, for vGS close to vGS,off the
channel is already close to pinch-off causing vDS,sat to be small and hence the averageE to
remain relatively low, too. As vGS increases so does vDS,sat, allowing higher average values
ofE to be achieved and causing a more pronounced reduction in iDS.
Figure 4.13b predicts large increases in vGS,off with decreasing vBS, with subsequent
reductions in iDS for fixed vGS. This influence is extremely relevant for IC applications
where devices are forced to share a common buffer epilayer. In the highly relevant case of an
active loaded differential pair with shared current-sink, the bias dependent differences in vBS
between the amplifier loads and the sink require their aspect ratios to be carefully chosen to










































(b) vDS = vDS,sat
Figure 4.13
Comparison output conductance and transconductance characteristics, emphasising the
effect of terminal bias and electric field dependent mobility, using the nominal parameter
values listed in Table 4.3 for Ξ = 20 mV−1 (solid lines) and Ξ = 0 V−1 (dashed lines).
Output Resistance
Two-dimensional technology computer aided design (TCAD) simulations were performed by
Dr. Amit Tiwari of NU using representative material and geometric parameters for the fabri-
cated devices in order to assess the validity of the GCA. The results presented in Figure 4.14
are in close agreement Figure 4.13 for vDS smaller than vDS,sat; however, as expected, the





































(b) vDS = vDS,sat
Figure 4.14
Technology computer aided design (TCAD) simulations for representative material and






















Room temperature experimental dynamic channel output resistance, ro, as a function of
drain-source voltage, VDS, for pertinent gate-source voltages, VGS.
As in other SPICE-like FET models a channel length modulation (CLM) parameter, λ,
is included with the proposed compact model∗. Experimental output resistance, ro, results
presented in Figure 4.15 demonstrate that unlike the conventional SPICE CLM model the




1 + γmax (vDS − vDS,sat, 0) (4.19)
∗The origin of this symbol in SPICE likely stems from the fact that the parameter has units of reciprocal





















Comparison of the level 2 compact model with and without channel length modulation and
expop smoothing expressions, using the channel length modulation parameters λ =
2× 10−2 and γ = 0.1 and expop smoothing parameter value of χ = 0.1.
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was found to provide good agreement with experiment, where γ is an additional empirical
CLM parameter.
While circuit simulators demand that iDS and channel conductance, gds, be continuous
while transitioning between the linear and saturation, the breakdown of the GCA within
this region means the predicted behaviour is non-physical. The unnatural harshness of the
transition can be reduced through use of a smoothing function that asymptotically limits
the value of vDS to below vDS,sat, producing an effective vDS of
vDS,eff =
2vDS[







where the empirical parameter χ ≥ 0 denotes the degree of softening, with a value around
0.1 providing suitable for agreement with experiment. Additional benefits of this approach
is the reduced memory requirement during simulation as well as eliminating the potential
discontinuity in the transition into saturation entirely which is particularly important while
performing Fourier analysis in SPICE to determine an amplifier’s total harmonic distortion
(THD) [145]. Also, being odd symmetric, this function benefits from being suitable for
forward and reverse mode of operation without modification [146].
A comparison JFET output characteristics with and without the further inclusion of the
channel length modulation and expop smoothing expressions of the given by Equation 4.19
and Equation 4.20, respectively, is given in Figure 4.16; the dotted lines correspond with
the solid lines shown in Figure 4.13. The characteristics closely follow those of the TCAD
calculations shown in Figure 4.14.
Series Resistance
With reference to Figure 4.10, the series resistance appearing at the source and drain ends
of the active channel are the sum of three independent parts.
The first the the contact resistance. A typical room temperature value of contact resis-
tance, determined by the TLM for a 160 µm contact width was found to be 8 Ω. Scaling this
value to match the width of the JFETs under study provides an estimated value of
8 Ω× 160 µm
230 µm
= 5.6 Ω. (4.21)
The second component is the series resistance of the implanted region of the channel
epilayer extending past the contact edge. Using an average sheet resistance from Figure 4.8a
and photomask information provides an estimate of
775 Ω−1 × 3
250
 = 9.3 Ω. (4.22)
Total contact series resistance can therefore be estimate as
9.3 Ω + 5.6 Ω = 14.9 Ω. (4.23)
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The last is the resistances of the remaining non-self aligned regions either side of the
channel. Accounting for the influence of oxidation on the lengths of the gate epilayer and
the lengths of the non-self alignment regions defined in the photomasks, the nominal length
of these regions, normalised by the length of the device channel will be approximately 0.34
and will be denoted by xˆd and xˆs between the drain and source, respectively. The process of
isolating the gate and channel epilayers using a RIE step can result in varying amounts of
vertical channel being removal. The relative depth of the channel epilayer either side of the
remaining gate epilayer, normalised by the active channel depth, yˆds, is expected to be in the
range 0.7 ≤ yds ≤ 0.9 based on the specifications provided by the wafer manufacturer, with
a nominal value of 0.87. The volume of semiconductor described by these relative lengths
constitutes additional voltage dependent series resistances either side of the channel and may
be determined using the value of G0, φ0,b and φp,b.
The coupling of these parameters is highly desirable as the temperature coefficients can
also be shared between the three regions. This imposes constraints to the model and helps
to provide more physical values model parameters derived through curve fitting.
Leakage
The forward and reverse bias characteristics of a p-n diode structure are depicted in Fig-
ure 4.17 and highlight two unideal leakage mechanisms not accounted for by the ideal diode
equation. In forward bias an additional leakage mechanism results in non-negligible current
to flow as low as 1.5 V. The series resistance is initially very large, suggesting an effective
area that is much smaller than the total junction area is contributing. Such characteristics
have been linked to barrier height inhomogeneities caused by deep level interface traps [147].
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Experimental static p-n diode characteristics (points) and model fits (dashed lines) for a
structure with cross sectional area 4.59× 10−4 cm2.
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unity∗ have previously been linked to impurity precipitates† [148–151]. This can occur when
dopants are introduced in excess of their solid solubility limit‡ following which they agglom-
erate about existing defects and subsequently produce localised regions of enhanced electric
field strength and hence an increase in the ionisation coefficients. Current is thus prefer-
entially funnelled along discrete channels at these points known as microplasmas [9], with
screw dislocations in the 4H–SiC having been identified as one such prominent cause [151].
For wide band gap semiconductors, in reverse bias either the recombination or pre-
breakdown avalanche current will dominate at any given bias and temperature; a log-log plot
enables the power law dependence to be determined from the slopes of the characteristics
[152]. At room temperature an average value of 3.62 was determined for the device in
Figure 4.17b at all points, suggesting its dominance over the Shockley-Read-Hall (SRH)
process.
An empirical model commonly used to describe the reverse bias avalanche breakdown




, for vD < 0, (4.24)
was found to provide excellent agreement with the experimental data, where Vb and β are
fitting parameters, Is is the reverse saturation current derived from the ideal diode equation
and vD is the applied junction bias.
The experimental JFET characteristics exhibit the same characteristics as Figure 4.17b.
The small junctions result in low currents which at room temperature are sub pA down
to turn off and thereby have negligible influence on device performance. The extent of the
∗Referred to as “soft” breakdown.





















Experimental gate current, iG, measured from a fabricated JFET with 9 µm gate length
and 250 µm gate width, under drain-source bias, vDS = 10 V, body-source bias, vBS = 0 V
between 100 ◦C and 400 ◦C.
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leakage current varied markedly between devices, suggesting an underlying material quality
as opposed to a processing issue. Even at 400 ◦C the reverse bias leakage remains in the low
nA range as shown in Figure 4.18. The increasing current offset at vGS = 0 V suggests that
the critical field for tunnelling reduces with temperature. As vGS increases the maximum
field across the junction reduces below the critical field and the current reduces. The onset
of forward bias diffusion current can be observed around 2 V at 400 ◦C, which can be taken
as an upper limit for device operation.
Validation
A complete large-signal quasi-static JFET model, including static drain, gate, source and
bulk series resistances, RD, RG, RS, and RB, respectively∗, and instantaneous gate-drain,
gate-source, body-drain and body-source junction leakage currents, iGD, iGS, iBD, iBS, re-
spectively, is presented in Figure 4.19. The minor discrepancies are largely due to incon-
sistencies in the collected data for equivalent bias points taken from different sweeps; as
measurement were performed simultaneously using the same equipment it is believed that
self-heating is responsible for the differences.
The model was implemented in Synopsys HSPICE wherein a modified Levenberg-Marquardt
algorithm (LMA)† was used to optimise the model parameters against experimental data. A
comparison between simulated and experimental data for a JFET with L = 9 µm at 25 ◦C is
shown in Figure 4.20 after the final optimisation stage. The data used in the fits were limited
to regions of negligible leakage current so that the channel parameters could be optimised
in isolation. The initial, intermediate and final parameter values determined by the fit are
listed in Table 4.4. The initial estimate were selected based on calculated nominal values.
∗The large-signal resistance will differ the static resistances on account of the non-linear dependence of
current with respect to applied voltage.
†Non-linear functions require iterative methods to approximately determine the minimum point of the
multi-dimensional error surface to within a given tolerance. The LMA is a robust and efficient method that
























Schematic illustration of the proposed quasi-static JFET compact model, including series







































(b) vDS = 10 V
Figure 4.20
A comparison between experimental JFET measurements (points) and the complete
proposed compact model (CM) with optimised parameters (lines) under various bias
conditions at 25 ◦C. The utilised model parameters are listed in Table 4.4.
Table 4.4
Process steps used to optimise the compact model parameters for a n-channel lateral
depletion model JFET at 25 ◦C. Initial estimates were selected based on experimental
measurements and theoretical calculations. The first optimisation stages was used to
update the first-order parameters, G0, φp,t and φp,b only, with a second stage included the
second-order effects. Parameters φ0,t, φ0,b, xˆd, xˆs and Rc were initialised to accurately
determined values and held constant throughout the optimisation.
Parameter Units Value
Initial Update 1 Update 2
G0 mS 5.27 5.09 5.07
φ0,t V 2.92 - -
φ0,b V 2.81 - -
φp,t V 7.93 8.62 8.61
φp,b V 402 340 321
Ξ mV−1 20 - 38.9
λ mV−1 20 - 45.6
γ mV−1 100 - 153
χ 10−1 1 - 1.89
Rc Ω 15 - -
xˆd, xˆs 1 0.34 - -
yˆds 1 0.87 - 0.9
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The range input for each parameter was limited to physically significant values; for example,
the uncertainty in the channel depth and the epilayer doping concentrations provide value
ranges for the top and bottom gate pinch-off voltages of [6.45 : 9.58] and [219 : 964], respec-
tively. To avoid conflict between parameters appropriate values for φ0,t, φ0,b, xˆd, xˆs and
Rc, determined experimentally or theoretically, were fixed during the entire optimisation
process. To to their dominant role in the model equations and their large uncertainty an ini-
tial optimisation was performed where the parameters G0, φp,t and φp,b due simultaneously
updated (Update 1). These values were subsequently as the initial estimates in the second
and final optimisation (Update 2), that included the second-order effect parameters.
4.4.3 Large-signal model
A complete large-signal model extends the quasi-static model to include parasitic capac-
itances as illustrated schematically in Figure 4.21. As the impedance of a capacitor is
frequency dependent they introduce a limit on the bandwidth of a FET amplifier.
Capacitance is defined as the differential flow of charge with applied voltage. In a p-
n junction both the change in depletion width and the change in minority carrier densities
contribute to the total capacitance, and are referred to as junction and diffusion capacitances,
Cj and Cd, respectively [31]. For typically device operation Cd will contribute negligibly to
the total and can be ignored [17].
The Cj model originally proposed by Statz can be used to overcome the shortcomings of
the diode-like models used in the SPICE primitive [144,153], but requires careful treatment
to incorporate it into a compact model. Following the approaches proposed by Divekar






























Schematic illustration of the proposed large-signal JFET compact model, including series
resistances, junction leakage currents and charge storage.
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, for vnew ≤ FCφ0,t
(4.25a)
and
qGD = Cgd(0)veff,2, (4.25b)
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√
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√







veff,1 + vGS,off +
√




Vmax = min(FCφ0,t, Vmax). (4.25f)
In reverse mode∗ the values of qGS and qGD or should be swapped. Similar expressions
can be attained for the bottom gate charges, qBD and qBS, by replacing the voltages vGD,
vGS and vGS,off with vBD, vBS and vBS,off, respectively, and zero bias capacitances Cgd (0)
and Cgs (0) withCbd (0) and Cbs (0), respectively.
The fitting parameters ∆1 and ∆2 described the drop in capacitance close to channel turn-
off. These values will be temperature dependent, but suitable values to provide agreement
with experimental measurements at room temperature are approximately 0.5 V and 0.2 V,
respectively.
4.4.4 Small-signal model
Circuit simulators construct small-signal models automatically by linearising the quasi-static
or large-signal models at the predetermined operating point. The quasi-static small-signal









φ0,t − VGS + VDS −
√
φ0,t − VGS√
φp,t (1 + ΞVDS)
]
(4.26a)

















Schematic illustration of the low-leakage quasi-static small-signal model for the proposed
JFET compact model, where rd and rs are the dynamic drain and source series resistances,
respectively, ro is the dynamic output resistance, vgs and vbs are the gate-source and










φ0,b − VBS + VDS −
√
φ0,b − VBS√
φp,b (1 + ΞVDS)
]
, (4.26b)
expressed here for model 2, are the small-signal parameters that quantify the ability of a FET
to act as amplifier [145]. Plots of Equations 4.26a and 4.26b using the nominal parameters
values listed in Table 4.3 are presented in Figure 4.23 as functions of gate-source and body-
source bias voltages VGS and VBS, respectively. The results evidence the importance of using
a model capable of accurately describing the body-effect.









is a figure of merit representing an upper limit for voltage gain. Experimental room temper-
ature values for ro for a range of bias conditions were given in Figure 4.15. Under typical
operation gm and ro are of the order of 1 mS and 100 kΩ, suggesting intrinsic gains in the
region of 100.
To maintain the reverse bias of the body-channel p-n junction the substrate is usually
connected to the most negative supply voltage in the circuit [90]. Unfortunately, this will
result in an unwanted reduction in gm. Conversely, in §5.3 it will be shown that if the
buffer layer is shared by all devices the voltage gain can be increased when depletion mode
(DM) load devices with lower gmb are used, and in cases where this is the limiting factor its
reduction with vBS can outweigh the reduction in gm of the amplifying transistor.






































Intrinsic transconductance and body-transconductance for channel model 2 using the
nominal parameter values listed in Table 4.3 for Ξ = 0 V−1.
by the parasitic resistances. Externally observed values become [144]
gds,obs ≈ gds









assuming the leakage current is small. A more detailed treated reveals that, for example,
gm,obs =
∂iDS






































≈ gm [1 + gmrs]−1 , for iRG → 0, iRS → iDS (4.29e)






















Schematic illustration of the low-leakage high-frequency small-signal model for the
proposed JFET compact model, where rd, rg, rs and rb are the dynamic drain, gate, source
and bulk series resistances, respectively, ro is the dynamic output resistance, vgs and vbs
are the gate-source and body-source signal voltages, respectively, gm and gmb are the
transconductance and body-transconductance, respectively, ggd, ggs, gbd and gbs are
small-signal conductances and qgd, qgs, qbd and qbs are signal charges.




















are expected to be small on account of the very high resistance of the gate-channel depletion
region, as will the body-channel conductances, gbd and gbs. The impedance of these junctions
will reduce as the applied signal frequency is increased. The complete high-frequency small-
signal model including dynamic series resistances is given in Figure 4.24 where qgd, qgs, qbd
and qbs define the lumped signal charges for the top and gate p-n junctions at the drain and
source end of the channel and ggd, ggs, gbd and gbs are corresponding junction conductances.
4.4.5 Thermal models
Semiconductor devices are highly sensitive to changes in temperature. The influence is exem-
plified for the NLDM JFETs under investigation by the experimental data (points) presented
in Figure 4.25 which are presented alongside the corresponding optimised simulation results
(lines) using the completed thermal model developed in this section; the parameters used
are given in Table B.1. It is worth noting that the discrepancies in the model are primarily
a result of inconsistency of the experimental data taken from different sweeps.
An expedient and commonly adopted approach to account for model variation with




















































(b) vDS = 10 V, vBS = 0 V.
Figure 4.25
Experimental variation in drain-source current, iDS, with temperature, T, between 25 ◦C
and 400 ◦C at various bias conditions (points) and the optimised compact model simulation
results determined using a multi-step modified Levenberg-Marquardt optimisation
algormithms within HSPICE, following the process described in §4.4.2, for a nominal
temperature, Tn, of 25 ◦C (lines), whose parameters listed in Table B.1.
perceived benefit of this method is that each model parameter can be varied independently
of one another; although, this can result in non-physical values being determined when
performing global optimisation. Other downsides are the inflexibility for the user, the need
for duplicate models and additional characterisation steps. In contrast, SPICE facilitates
temperature variation by scaling pertinent model parameters based on deviation from the
nominal temperature, Tn, at which they were specified; accordingly, the equations used to
achieve this must be written in terms of these variables.
The remainder of this chapter is concerned with developing a set of appropriate equations
and techniques to accurately account for material and device specific temperature effects
observed in the SiC JFETs under study. Appropriate values in each case are presented in
Table B.1. Modified values may arguably be used for IC resistors formed monolithically with
the JFETs which utilise the channel epilayer.
Open-Channel Conductance
The product of n and µe,0 in the channel region determines the temperature dependence of
G0
∗. At high temperatures, where phonon scattering dominates in non-degenerate samples,
a simple power law is usually sufficient to describe the variation of µe,0 [36]. This method
is adopted in many SPICE models due to its computational efficiency, including the JFET
primitive. A single power law dependence is, however, unsuitable for the wide temperature
range of interest due to the varying significance of the different scattering mechanisms de-
∗While the channel volume will change due to thermal expansion the variables Z, a and L the amount
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Open-channel conductance thermal models: SPICE power law model (dashed line) and
twin power law model with incomplete ionisation (solid line), given Nd = 1017 cm−3,
Tn = 300 K, µe,0(Tn) = 6× 10−2 m2 V−1 s−1, α = −2.5, β = 2.5 and M = 0.5.
picted in Figure 2.9a. A two part power law model has been found suitable for bulk SiC
devices which avoids the complex calculations of Equation 3.68 [58, 157]. Incomplete ion-
isation of donors in SiC also has a noticeable effect in the temperature range of interest,
as exemplified by Figure 3.3a. Combining both effects the relative change in G0 can be
expressed as







where α < 0, β > 0 and M = µ1(Tn)/µ2(Tn) are a fitting parameter and n(T ) and n(Tn)
are calculated numerically for a set of donor and acceptor concentrations, Nd and Na, re-
spectively, using the computationally efficient methods developed in §3.8.
The dashed and solid lines in Figure 4.26 illustrate the standard SPICE model and the
proposed model, respectively. Unlike the SPICE primitive JFET model, the proposed model
is able to accurately predict G0 across a wide temperature range in a manner appropriate
for SiC.
Built-in Potentials
A general method for determining φ0 in a step junction is to find the distance between the
equilibrium Fermi levels on each side of the junction,
φ0 = e(EF,n − EF,p). (4.33)
The standard approach adopted by SPICE relies on the assumptions of complete ionisation,
standard bands and that both regions are non-degenerate. While this model can be modified
to adequately account for the first two points, the predictions become less accurate the more
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the law of mass action is violated. A computationally efficient method for determining EF,n
and EF,p that satisfies Equation 4.33 was proposed in §3.8 and is the approach adopted
here; however, a modified version of the closed form expression used by SPICE does have
the benefit of identifying the salient factors contributing the the variation and as such is
briefly discussed.
Extending the SPICE model to account for incomplete ionisation, the SiC band structure
and doping induced band gap variation [12,144],



























































+ φg(T ) · · ·








where ni,n and ni,p are the intrinsic carrier concentrations in the n- and p-type regions
and φg = 12 (φg,p + φg,n) is the arithmetic mean band gap voltage calculated from the self-






)1/2 is the arithmetic mean density of states effective mass deter-
mined from the electron and hole density of states effective masses, mde and mdh, respectively.
Equation 4.34c differs from that used by SPICE in three areas. The first is the inclusion of
the thermal density of states effective mass ratio, the second is the implicit inclusion of doping
induced band gap narrowing and the third is the logarithmically varying ratio of free carrier
concentrations. In the case of a non-degeneracy being considered here the third and fourth
arithmetic terms in Equation 4.34c will over balance the first to provide a significant portion
of the reduction in φ0 at low to moderate temperatures. Importantly, if the determined
value for φg(Tn) is incongruent with φ0(Tn) the model becomes erratic and unusable, thereby
affirming the importance of doping on calculating φg. The second term in Equation 4.34c has
only a small influence at low temperature but becomes more important at high temperatures,
enhanced by the influence of high energy bands and non-parabolicity expressed through the
temperature dependence of mde and mdh in Equation 3.51 and Equation 3.55, respectively.
The last term is important across the entire temperature range and provides comparable
influence as the other factors, thereby warranting its inclusion.
As the method by which the free carrier concentrations are calculated rely on the knowl-
edge of EF,p and EF,n Equation 4.33 is a more suitable option than Equation 4.34. The
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Experimental (points) and simulated (lines) p-n junction built-in potentials for top and
bottom gates, φ0,t and φ0,b, respectively, as a function of absolute temperature. Simulated
values were achieved through by numerically solving a simplified charge neutrality equation
using the Newton-Raphson method, assuming nominal doping concentrations and zero
compensation.
values obtain during the calculation of the dopant ionisations using the NR method. The
simulated results are presented in Figure 4.27 for both φ0,t and φ0,b assuming nominal doping
concentrations and zero compensation.
Capacitance-voltage (CV) measurements performed on a lateral diode structure [17,126]
provide validation of the contact potential model. Figure 4.28a presents a CV characteristic
of the diode structure at room temperature. Under the condition of channel homogeneity,
the quantity φ0,t−2φT can be deduced from the root of a linear fit line applied to C−2 vs. V
data, as illustrated in Figure 4.28b [12]. The depletion region quickly encloses the epilayer
with increasing reverse bias, causing the the narrow channel contributing a significant series
resistance close to pinch-off. The minima seen around −3.5 V is a consequence of this
and these artificial values in Figure 4.28b are correctly ignored [126]. Accordingly, it was
determined that φ0,t = 2.92(1) V which is in excellent agreement with theory. The results
of this experimental analysis are presented by points in Figure 4.27 and show excellent
agreement with the theoretical model.
The slope can also be used to deduce the effective channel doping concentration
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φ0,t − 2φT = 2.91 V














Room temperature capacitance-voltage measurements for a lateral 4H–SiC step p+-n
junction diode with cross sectional area 4.59× 10−4 cm2. Experimentally extracted values
for the contact potential and effective channel doping concentration, as determined from
the root and slope of the linear fit of the inverse squared capacitance against voltage
measurements, respectively, are included.
Accounting for the manufacturer specified uncertainty in Na it was determined that Nd =
1.03(2)× 1017 cm−3 which is very close to the quoted nominal value of 1× 1017 cm−3.
Pinch-off Voltages
Both φp,t and φp,b will vary with temperature predominantly on account of variation in the
semiconductor permittivity, εs. Published work suggests that εs will increase with temper-
ature in 4H–SiC in the temperature range of interest [158, 159]. The relative change in φp,t
and φp,b may be attained experimentally by applying Equation 4.35a to a one-sided abrupt













suggesting they should share a temperature coefficient. The true variation of εs will depend
on thermal expansion and will be influenced by ionisation; however, the small variation ob-
served, as presented in Figure 4.29, can be adequately modelled using a first order polynomial
fit to experimental data given by the equation
φp(T ) = φp(0) + φp(Tn)mT = φp(Tn) [1 +m(T − Tn)] . (4.37)
The later form is concordant with the linear SPICE temperature model, wherein the tem-






















Relative change in measured pinch-off voltages with temperature, determined from the
slopes of linear fits to experimental inverse squared capacitance against voltage
measurements for a lateral 4H–SiC p+-n junction. The dashed line represents a linear fit to
the experimental data.
Mobility-degradation
In the chosen velocity saturation model vsat = µe,0E c = µe,0(LΞ)−1 and it may be expected
that a reduction in vd,sat would require an increase in Ξ. Closer observation of the published
experimental data of Khan et al. presented in Figure 2.10 reveals that at higher temperatures
the field required to cause noticeable deviation from the constant mobility approximation
increases with temperature [59]. As the devices under study experience only moderate fields
the model being used is satisfied by a decrease in Ξ that can be appropriately modelled by
a power law model as





, α < 0. (4.38)
where α is a fitting parameter.
Channel-length Modulation
The default SPICE model takes no account of the temperature dependence of λ; however,
first-order polynomial models for λ [74], γ and χ, similar in form to Equation 4.37, were
found to improve agreement over the extended temperature range of interest.
Saturation Current
The ideal diode model makes several assumptions [144] although these are suitably valid for
modelling gate-channel and body-channel leakage currents. Despite the large difference in
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doping concentration between the gate and epilayers, due to the low degree of ionisation
for Al acceptors in the gate epilayer, both electron and hole diffusion currents will both
contribute noticeably to current density flowing across the gate-channel junction

















The hole current injected from the gate will, however, be the larger of the two for the doping
concentrations of interest here. Also, the slight difference in band gaps in the two epilayers
due to band gap narrowing causes the junction to behave similarly to an ideal anisotype
heterojunction, introducing an additional exponential dependence to the ratio of current






Although Equation 4.39a has a number of temperature dependent terms, the intrinsic carrier
concentration tends to dominate, more so as the ionisation fractions approach unity [12].
The default SPICE thermal model for describing the reverse saturation current in a p-n
junction is given by [144]









where XTI and N are fitting parameters. It is not entirely suitable for 4H-SiC devices due to
the untenable assumptions of complete ionisation, non-degeneracy and single carrier type.
A improved model is given by
Is(T ) = Is(Tn)
n2i,n(T )n
−1











where nI,p the the effective intrinsic carrier concentration in the gate epilayer and α =
(DnLp)/(DpLn), provides and additional weighting factor.
Series Resistance
In SPICE the temperature dependence of the series resistances are modelled as first order
polynomials, whose parameters have units of ◦C−1 [144]. This provides a suitable arrange-
ment for the contact resistances and is also adopted in the proposed thermal model. It
should be noted that the gate and body series resistances will typically be much smaller
than the resistance of the p-n junctions, provided they are biased at less than 2 V, and so
accurate values are not critical.
The temperature dependence of the additional channel series resistances, formed by the
non-implanted non-self alignment regions, will be strongly temperature dependent. It’s vari-
ation will, however, be implicitly included through the thermal models for the open-channel
conductance and the bottom gate pinch-off and contact voltages used in its calculation. The
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use of relative lengths also accounts for the change in channel volume due to thermal expan-
sion. As such no additional model parameters are required for these regions. This has the
additional benefit of providing appropriate parameter constraint during optimisation.
Capacitance
The zero bias capacitance used in both the SPICE diode model and the modified Statz model
can be suitably scaled using the existing SPICE thermal model
Cj0(T ) = Cj0(Tn)
[






where the grading coefficient, m, equals 0.5 for homogenous epilayers and α is an additional
fitting parameter. Its variation is only moderate as exemplified by Figure 4.30, showing
experimental Cgs at different values of VGS at 25 ◦C and 400 ◦C.
The variation the the slope of the data around the turn-off points suggest that when
the modified Statz capacitance model is used the values of ∆1 and ∆2 should be made
temperature dependent. At the time of writing this feature is not currently implemented.
4.5 Summary
NLDM JFETs with gate lengths of 9µm and gate widths of 250 µm have been realised us-
ing a commercial n-type 4H–SiC wafer with three layers of homo epitaxy and conventional
planer processing techniques. The fabricated device displayed excellent long channel device
characteristics with turn-off voltages and current densities consistent with bulk semiconduc-
tor theory. The output resistance in saturation showed strong non-linear channel and gate

















Experimental JFET gate-source capacitance, Cgs, as a function of gate-source bias, VGS at
25 ◦C and 400 ◦C, using a measurement frequency of 100 kHz. Drain and body terminals
were guarded (set to AC ground).
124
DEVICES
JFET compact model. The intrinsic voltage gain within the typical region of operation was
determined as roughly 100. Non-ideal p-n junction leakage currents in forward and reverse
bias were also identified and attributed to high field regions in the vicinity of defect agglom-
erations. The gate-channel reverse bias current was found to increase exponentially with
temperature reaching a few nano amps at 400 ◦C under typical operating conditions. Oper-
ation at 400 ◦C was found to limit device operation for forward bias gate-source voltages of
less than 2 V.
Annealed Ni/Ti contacts on 2× 1019 cm−3 doped N implanted layers provided suffi-
ciently low contact resistance to the channel epilayer. Horizontal current flow through the
contact side wall and the difference in sheet resistance under the contact were found to
increase the determined value of the specific contact resistance determined from TLM test
structures by as much as 10%. The lowest recorded value of specific contact resistance was
1.90(50)× 10−5 Ω cm2 with a corresponding sheet resistance of 7.89(9)× 102 Ω/. Inhomo-
geneity in sheet resistance and specific contact resistance was attributed to known processes
variations that could be mitigated for large scale production.
Stacked annealed Al/Ti contacts on the 2× 1019 cm−3 Al doped epilayer provided an
typical room temperature specific contact resistance of 42(4) mΩ cm2 and exhibited a strong
thermionic emission component. While the contact resistances were relatively large at low
temperature, the low leakage current under normal operation resulted in a negligible effect
on device operation.
An accurate compact model has been developed in the framework of the GCA that
is suitable for describing the electronic characteristics of the NLDM JFETs under study.
Notable features include electric field dependent mobility, asymmetric twin gate operation
and SiC specific thermal models. Efficient empirical corrections to the GCA near to and
above pinch-off capable of providing close agreement with experiment were presented. A
two part power law mobility model in combination with the efficient donor ionisation model
presented in §3 was successful in modelling the resistivity of the channel epilayer between
25 ◦C and 400 ◦C using a minimal number of parameters. The gate-channel contact potential
was experimentally determined between 25 ◦C and 400 ◦C and found to agree closely with the
proposed theoretical model. A small but finite reduction in relative permittivity of 4H–SiC
with temperature of about 2 % was simultaneously observed. The proposed compact model
was implemented in Synopsys HSPICE wherein a modified LMA was used to optimise the
model parameters against experimental data between 25 ◦C and 400 ◦C. Comparisons with
experimental results demonstrate excellent agreement for a wide range of gate, body and






An integrated circuit (IC) is a collection of electronic circuits formed on a small piece of
semiconductor. The resulting reduction of interface parasitics and the inherent consistency
between devices formed in close proximity provide crucial performance advantages over cir-
cuits constructed from discrete components. The reduced dimensions and the ready means
of simultaneous fabrication provide further practical and economic benefits [17].
A number of constraints are unfortunately imposed on the analogue IC designer. Large
value coupling capacitors, for example, are not practically realisable and consequently direct
coupling between amplifier stages is demanded. The temperature dependence of output bias
voltages are therefore of significant importance in amplifier designs. Connections to shared
regions of semiconductor can also undesirably alter device characteristics based on their
position in the circuit and can be highly process and temperature sensitive. The fabrication
process also restricts the type and behaviour of devices that can be implemented together,
thereby limiting the scope of usable circuit topologies.
A number of difficulties also arise during development. A major inconvenience is that
signals within ICs are impractical to measure, with current measurements proving to be
extremely difficult. Importantly, circuit modification at the IC level require new photomask
designs and repeat fabrication in-between testing which is costly and can take many months
to complete.
Computer simulations provide a cost effective and time efficient method for validating a
circuit topology prior to fabrication. Simulation Program with Integrated Circuit Emphasis
(SPICE), originally developed in the early seventies∗ at University California at Berkley
by Professor D. O. Pederson and his students, is the de facto class of electronic design
automation (EDA) software employed for this task [144]. Its strength lies in applying suitably
accurate device models in order to validate hand designed circuits [145]. The more detailed
analysis can additionaly be used for efficient circuit optimisation of component values and
model parameters based on experimental data. As with most EDA based software, however,
SPICE is concordant with the adage ‘garbage in, garbage out’.
∗During this time programmes were stored on punch cards and even now the archaic terms deck and card
are still used to denote a netlist file and statement, respectively.
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The functionality and versatility of operational amplifiers (op-amps) make them an ex-
tremely desirable component for use in various kinds of high performance circuits. Utilising
the accurate IC compatible junction field effect transistor (JFET) compact model developed
in §4 this chapter outlines a design for a stable monolithic 4H–SiC high temperature op-amp.
The discussion is broken into three parts, specifically common source (CS) amplifiers, dif-
ferential amplifiers and voltage buffers with and without direct current (DC) level shifting.
Techniques for achieving stable operation across a wide temperature range are identified.
Particular attention is given to influence of the body-effect on voltage gain and operating
point (OP) stability.
In the remainder of this chapter the standard convention used for symbolising voltages
and currents has been adopted. An instantaneous value is denoted by a lower case letter, v
and i, respectively, with upper case subscripts and represents the sum of a DC bias value,
denoted by a corresponding uppercase letter and subscripts, and an alternating current
(AC) signal, represented by a lowercase letter and subscripts; e.g., the instantaneous voltage
between the gate and source terminals of a JFET, vGS, is the sum of the bias voltage, VGS
and signal voltage, vgs [88].
5.2 Devices
The adopted component symbols for the IC n-channel lateral depletion-mode (NLDM) JFET
and resistor used in the circuit schematics throughout the remainder of this chapter are
depicted in Figure 5.1. The drain, gate, source and body terminals denoted by the letters
D, G, S, and B, respectively. The IC resistor differs from the JFET only in the omission of
the top gate and the channel geometry and therefore related parameter sets based on fits to
experimental data of a 9 µm by 250 µm JFET were adopted for the simulations. All length
and width scaling is performed relative to these values with dependent parameters updated
accordingly.
It is important to note that transistors and resistors sharing a common buffer epilayer
without electrical isolation have a common body potential that must be chosen to ensure
the channel-body junction of all devices remain reverse biased [145]. This value is limited












N-channel integrated circuit component symbols. Drain, gate, source and body terminals
















Single-supply JFET common-source amplifier with (a) passive and (b) active load
configuration, with body-source voltage fixed at 0 V.
5.3 Common-Source Amplifier and the Body Effect
An instantaneous input voltage, vI, applied to the gate of a JFET will modulate the cur-
rent through its channel∗. This effect is quantified for small changes by the transistor’s
transconductance, gm. It was shown in §4.4.4 that this value depends strongly on the bias-
ing conditions and will in general be limited by power dissipation, supply voltage availability
and the ability to maintain a high impedance gate-channel junction [161].
Passing the resulting current through a resistance attached between the JFET’s drain
terminal and a positive DC supply voltage, VDD, as illustrated in Figure 5.2a†, produces a
corresponding instantaneous output voltage, vO. This arrangement describes the CS am-










whilst establishing a suitable OP. A resistor, when used for the task of current-to-voltage
conversion, is referred to as a passive load. Ohm’s law suggests a high value should be
used to maximise the change in output voltage; however, finite supply voltages and the
need to maintain an appropriate OP limit the range of suitable values in any given design.
Specifically, the resistor’s static resistance must allow the JFET to remain in saturation
(vDS > vDS,sat) in addition to providing sufficient output signal swing. A second depletion
mode (DM) JFET can replace the resistor, as illustrated in Figure 5.2b, and is appropriately
referred to as an active load. A major benefit is that if biased in saturation its dynamic
resistance, important for small-signal analysis, can be much larger than the static resistance
which is important for establishing the DC OP. One distinct consequence of using active
loads, however, is the introduction of an additional voltage burden with the undesirable
effect of reducing the positive output voltage swing.
∗Despite the relatively large ionisation energies for Al and N dopants, the quasi-static approximation
for the depletion width has been found experimentally to be a suitable for SiC for frequencies up to several
hundred MHz [160].
†The convention of using arrowheads to denote DC supplies has been adopted [90].
















Single-supply JFET common-source amplifier with (a) passive and (b) active load
configuration, for body coupled devices.
When an electrically common body epilayer is adopted the configurations in Figure 5.2
must be changed to those in Figure 5.3. The single consequence of this change is that a finite
body-source voltage, vBS, is introduced to the load transistor and is equal to the negative of
the output voltage. The detrimental influence of this change on the OP stability and voltage
gain will be discussed in detail.
It is necessary to first discuss the methods and consequences for establishing connections
between devices. All resistor and JFET channels are fabricated from the same epilayer and
thus connections can be performed in one of two ways, as illustrated in Figure 5.4 for a
pair of drain-source-coupled JFETs. An equivalent circuit for each configuration between
the active channel edges is included, wherein RD and RS denote drain and source contact
resistances, respectively, while RxD and RxS denote the resistance of the non-self alignment
regions at the drain and source end of an active device channel, respectively.
In Figure 5.4a each device channel is electrically isolated and an interconnect is placed




























Interconnect configurations and equivalent circuits for drain-source coupled JFETs.
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of the interconnecting metal should be negligible in comparison and is omitted from the
equivalent circuit model. Directly connecting the device channels will remove the voltage
burden of RD and RS; however, if a voltage sensing contact is placed between the devices,
as in Figure 5.4b, an additional resistance, Rimp, is introduced on account of the resistivity
of the implanted region under it. Assuming that the input impedance for all of the devices
sensing vO remain large and the transfer length for current flow into the contact is much
smaller than the contact length this will appear in parallel with the series combination of
RD and RS. In Figures 5.2b and 5.3b the effective resistance appears in the voltage feedback
path of the load transistor, J2. As the combined temperature dependence differs from that
of RS alone a disparity between the source degradation of the two transistors is created and
will thereby constitute a drift of bias voltage, VO, in response to a change in temperature.
To circumvent this the arrangement in Figure 5.4a is adopted in the following simulations.
Goal based optimisation of the load device was performed at 400 ◦C for each circuit in
Figure 5.2 and Figure 5.3 with the intent of maximising the open-circuit voltage gain, Avo,
while simultaneously maintaining sufficient large-signal swing. The values were subsequently
used to calculate Avo and VO as a function of temperature, T, between 25 ◦C at 400 ◦C.
The results of the SPICE simulations for each circuit in Figure 5.2 and Figure 5.3 are
presented in Figure 5.5 by dashed and solid lines, respectively. Low-frequency∗ large-signal
voltage transfer characteristics (VTCs) at 25 ◦C and 400 ◦C, denoted by blue and red lines,
respectively, are included to illustrate the input and output signal ranges and linearity at
the temperature extremes.
For the circuit in Figure 5.2a the appropriate open-channel resistance for R1 was deter-
mined to be approximately 2 kΩ, providing a maximum value of |Avo| of around 3.10† at
400 ◦C with a minimum of 2.86 at about 70 ◦C. Slightly higher values were achievable by
using of larger values for R1 but came at the expense of compromising the negative output
voltage swing.
Following the bias point calculations, large-signal equivalent circuits can be replaced with
their representative small-signal equivalent circuit. Linear element values‡ are subsequently
used within an incremental linear model where standard frequency domain analysis tech-
niques can be applied [144, 145]. The low values of |Avo| for the CS amplifier with passive
load can be understood from the familiar small-signal expression§
Avo = −gm,1(ro,1 ‖ ro,2) ≈ −gm,1ro,2, (5.2)
where gm,1 represents the transconductance of the JFET, ro,1 the output resistance of the
JFET and ro,2 the output resistance of the load resistor.
A benefit of using on chip resistors is that their resistivity follows the same temperature
dependence of a JFET channel. This has been previously exploited in similar fixed biased
CS SiC JFET amplifiers to provide a relatively stable low-frequency voltage gain for tem-
∗During DC analysis all physical and equivalent circuit capacitors are removed from the circuit [144].
†The output signal is 180° out of phase with the input, thereby providing a negative voltage gain.
‡The linearisation of the non-linear functions is achieved via a first order truncated Taylor series expansion
about the OP.





















































































(i) Voltage transfer characteristics at 25 ◦C (blue) and 400 ◦C (red), (ii) DC output voltage,
VO, for VI = 0 V and (iii) low-frequency open-circuit voltage gain, Avo for the (a) passive
and (b) active common-source amplifier configurations in Figure 5.2 (dashed lines) and



















































(b) after source absorption
Figure 5.6
Small-signal model for the circuits in Figures 5.3a and 5.3b (a) before and (b) after
applying the source absorption theorem.
peratures between 25 ◦C and 500 ◦C [4,84]. The reason this consistency is that ro,2 increases
with temperature at approximately the same rate that the transistors gm decreases. The
reported values of gain are comparable to the present simulations which is to be expected
based on the similarity of the device structures.
The amplification of AC signals demands that the OP of each amplifier stage maintains
sufficient signal swing∗. Direct-coupled amplifiers are more challenging and require that
the output bias voltage remains independent of temperature. While the gain of the passive
loaded CS amplifier was found to remain relatively stable the output is seen to undesirably
deviate by almost 1.7 V between 25 ◦C and 400 ◦C.
IC resistors on a shared region of semiconductor are subject to the body-effect. Con-
sidering the fixed bias CS amplifier with passive load in Figure 5.3a, the resistor will again
operate analogous to a three terminal JFET, however, in this case with its gate tied to
ground [90]. While the body-source voltage, vBS, of J1 remains zero the vBS of R1 will equal
−vO, resulting in a continuous altering of the OP in response to input signal, vi [145].
The low-frequency small-signal equivalent model for Figure 5.3a is given in Figure 5.6a
wherein subscripts 1 and 2 relate to J1 and R1, respectively. A signal voltage vbs,2 is present
which results in an additional change in drain current gmb,2 vbs,2, where gmb,2 is the body-
transconductance of the load [90]. The source absorption theorem states that during small-
signal analysis a voltage controlled current source, whose control voltage appears across its
terminals, can be replaced by an equivalent impedance, g−1mb,2, as in Figure 5.32 [90]. From
∗Linear amplification, devoid of distortion, requires also that the variation of the output voltage be linear.
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Figure 5.6b expressions for the output and input signals can be identified as Figure 5.6b.
vo = −gm,1vgs,1
(




vi = vgs,1, (5.3b)

















As a consequence of the body-effect the optimised value for the open channel resistance
for R1 was recalculated as the lower value of 1.70 kΩ. This can be understood to result from
the additional encroachment of the body-channel depletion region, Wn,b, into the channel
which thereby reduces the active channel volume. Due to the presence of the small-signal
resistance g−1mb,2 the optimised value of |Avo| was found to reduce to 2.75 at 400 ◦C with
a minimum of 2.64 around 100 ◦C. The minor discrepancy between these values and the
similarly between the dashed and solid lines in Figure 5.5a suggests that ro,2 is still the
dominant factor for achieving a large voltage gain.
The deviation of VO, as seen in Figure 5.5a, was not strongly affected by the body-effect
in this arrangement which remains undesirably large.
It should be noted that the increase in vO for vI above 2 V in the VTC is due to excessive
leakage current through the gate of J1 after becoming sufficiently forward biased. This
restricts the bias voltage that may be placed on the source of J1 to larger than −2 V above
that of the gate.
The low gain and strong OP temperature dependence, with and without body-effect
present, suggests that passive loads are not a suitable option for use in high temperature
SiC IC op-amps, despite the suggestions made by Patil et al. [162].
When an active load used, as in Figure 5.2b, the symmetry of the circuit dictates the
optimal choice is to use matched JFETs in order to maximise voltage gain and signal swing.
With reference to Figure 5.5b, while |Avo| was found to vary between 33.4 and 20.7 between
the low and high temperature extremes, respectively, VO remained insensitive to tempera-
ture, fixed at VDD/2 = 7.5 V. This is an extremely desirable result.
The magnitudes of the gains are consistent with the small-signal expression
Avo = −gm,1(ro,1 ‖ ro,2) (5.4a)
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Figure 5.7
Qualitative voltage transfer characteristic of a common-source JFET amplifier with active
depletion mode JFET load. The numbered regions refer to the operating state of each
device, as described in [90], with region III the desired operating point for achieving high
gain linear amplification.
where subscripts 1 and 2 relate to J1 and J2, respectively. This is found to be half of the
intrinsic gain of the J1∗.
An important observation is that the output voltage swing is limited in both the positive
and negative directions. Moving from a negative to a positive value of vI the four distinct
regions of operations are [90]
Region I J1 is off, J2 in linear region,
Region II J1 in saturation region, J2 in linear region,
Region III J1 & J2 in saturation region,
Region IV J1 in linear region, J2 in saturation region.
which are qualitatively illustrated in Figure 5.7.
High gain, linear amplification is attained only in Region III where both transistors are in
saturation [90]. The total output range therefore is restricted to at most VDD−2vDS,sat. From
the circuit in Figure 5.5b with the single supply voltage of 15 V the maximum output voltage
swing at 400 ◦C for achieving linear amplification is only ±2.5 V. This can be improved
through use of a larger supply voltage, use of self-aligned devices or operating the transistors
in reverse bias. The primary issue in each of these cases is availability, fabrication limitations
and reduction in gm,1, respectively. The influence of ro,2 on Avo can be reduced by using a
cascoded transistor as a current buffer; however, this would introduce an additional voltage
burden and hence demand a larger supply to achieve a reasonable output voltage swing.
In contrast to Figure 5.2b the finite vBS,2 present in Figure 5.3b will alter the active
channel resistance of J2 analogous to the case of the passive load. In order to maintain both
J1 and J2 in saturation J2 can be scaled to decrease its open-channel resistance. Importantly,
the resistance RS and RxS will both reduce if the width, Z, is increased. This would again
∗The intrinsic voltage gain represents the maximum voltage gain achievable from a single transistor
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introduce a temperature coefficient to VO through the alteration of the vGS degeneration of
J2. The correct volume of active channel to provide the correct resistance and hence current
to achieve the desired OP can instead be attained by reducing the channel length, L, of
J2. The downside of this is that Ξ is expected to be inversely proportional to L, thereby
introducing an alternative, although smaller, temperature dependence to VO.
An appropriate gate length scaling to maximise voltage gain and signal swing at 400 ◦C
was determined to be 0.512, providing an absolute gate length of 4.61 µm. In this case, the
maximum value for |Avo| at 400 ◦C was determined as only 5.13, approximately a quarter
of the result for isolated devices at this temperature and comparable to the value attained
when utilising a passive load. The value at 25 ◦C provided only a marginal increase to 5.53,
roughly one sixth of the value for isolated devices at this temperature. More importantly
the VO range was determined as approximately 460 mV. This is far in excess of typical
DC signals of interest for amplification and therefore not directly suitable for use in an IC
op-amp intended to operate across a wide temperature range.
On account of vGS,2 and vBS,1 being zero in Figure 5.3b its small-signal model is identical
to Figure 5.6 as previously derived for the resistive load with body-effective included. In
this case, however, the value of ro,2 for the active load is much larger. The ideal voltage
gain of Equation 5.4b is no longer achieved and instead Equation 5.3e must again be used.
Comparing the VTCs in Figure 5.5b it is clear that for the current device specification
g−1mb,2  (ro,1 ‖ ro,2) with the result that Avo ≈ −gm,1/gmb,2. Consequently, in order to
sizeably increase |Avo| it is required that gmb,2 be first reduced.
Provided the body-effect can be sufficiently reduced and accounted for, the relatively
high, moderately stable voltage gain and a temperature independence of VO suggest that a CS
amplifier with an active load is a highly suitable option for use in IC op-amps. Two solutions
have been identified to simultaneously overcome the issues imposed by the body-effect. The
first is to mitigate the influence of the common epilayer by making it intrinsic, as is done
in silicon-on-insulator (SOI) technology. This adds extra costs to the fabrication and can
introduce additional complications if the quality of the intrinsic epilayer and its interface with
the channel epilayer is poor [163]. Also, while semi-insulating substrate provides reasonable
isolation between devices, those in close proximity are susceptible to cross talk [95]. The
better solution is to electrically isolate the devices by performing a reactive ion etching (RIE)
through the body epilayer to the substrate. This can be achieved using traditional RIE
techniques. Each device or group of devices would subsequently remain electrically isolated
from the substrate via the body-substrate p-n junction and suitably electrically isolated from
one another by back-to-back body-substrate p-n junctions, effectively eliminating the issue
of cross-talk. The body and source contacts of each device can then be tied together if so
desired and so long as the substrate is connected to the lowest potential in the circuit each
isolating junction will remain in reverse bias.
The proposed arrangement can be further exploited through placement of a p+ epilayer
between the body and the channel epilayers to create a more efficient second gate. This can
subsequently be coupled to the top gate, thereby enhancing the transconductance and thus
intrinsic voltage gain of each device.








































(b) vDS = 10 V
Figure 5.8
SPICE simulated device characteristics for a 9 µm by 250µm SiC JFET using the
experimentally determined value of bottom gate pinch-off voltage (dashed lines) and the
maximum nominal value 1 kV (solid lines) for various values of vDS, vGS and vBS.
to first assess the influence of the body-effect after the body epilayer doping concentration
has been reduced to the lowest value offered by Cree for its standard epilayer specification,
which at the time of writing is 9× 1014 cm−3 [125].
The reduction of the body doping concentration, Nb, will have the effect of increasing
the pinch-off voltage for the bottom gate, φp,b, to roughly 1 kV. The value of φ0,b will also
change slightly but will have far less of an influence. The simulated device characteristics for
the previously optimised 9 µm by 250 µm JFET before and after increasing φp,b is given in
Figure 5.8 for various biasing conditions. By increasing φp,b the encroachment of the body-
channel depletion region into the channel decreases, having the effect of making the turn-off
voltage applied to the gate, vGS,off, more negative and increasing the channel current, iDS.
The influence of vBS on iDS, in the absolute sense, is also significantly reduced. The non-
linear dependence of iDS on vBS allows its sensitivity to now be decreased to more acceptable
levels using only modest negative vBS. If VO is selected as 7.5 V and an additional supply
voltage, VSS = −15 V, is attached to the body epilayer, as in Figure 5.9a, the resulting VBS
of an active load transistor will increase to −22.5 V. Not only does this help stabilise VO, it
also provides a significant reduction in the gmb of an load device J2, thereby resulting in an
increase of |Avo| in an active loaded CS amplifier with body-coupling.
The previous SPICE simulations were repeated for the circuit in Figure 5.9a assuming
the new value for φp,b. The optimised channel length scaling for the load at 400 ◦C was
found to increase to 0.822, or around 7.4 µm in absolute value. The subsequent analyses are
presented in Figure 5.10a. The VTCs are found to more closely follow the results for the
isolated active loaded CS amplifier at both 25 ◦C and 400 ◦C with |Avo| increasing to 14.3
at 25 ◦C and 11.9 at 400 ◦C. While the range of VO was also found to reduce to 363 mV this

















(b) R1 > 0 Ω
Figure 5.9
Active loaded common-source amplifier with negative body bias (a) without and (b) with
load degradation.
The temperature dependence of the two devices are not the same due to the difference
in sensitivity of the top and bottom depletion widths, Wn,t and Wn,b, respectively, between
devices, in addition to the slight influence of field dependent mobility through Ξ. It is possible
though, through careful choice of channel length scaling and load degeneration using RxS ,
to reduce the the temperature drift of VO to an acceptable level. The additional resistance
is explicitly included in the circuit in Figure 5.9b.
The users for these amplifiers will expect stable operation in the temperature range
of 300 ◦C to 400 ◦C with consistent performance at 25 ◦C for the purpose of testing. A
new optimisation routine was established requiring VO at 25 ◦C and 400 ◦C to be equal to
VDD/2 = 7.5 V, chosen to achieve adequate gain and signal swing, while minimising VO drift
between 300 ◦C and 400 ◦C. The optimised values for the channel length and the updated
non-self alignment scaling at the source, with respect to the nominal channel length of the
modelled device, where determined as 0.733 and 0.558, respectively. The results from the
subsequent SPICE simulations are given in Figure 5.10b. The magnitude of the resulting
voltage gain showed only small increases to 14.7 and 12.1 at 25 ◦C to 400 ◦C, respectively;
however, the subsequent range for VO was reduced to just 6.15 mV across the temperature
range of 300 ◦C and 400 ◦C, with only a 2.25 mV difference between the values attained at
25 ◦C and 400 ◦C. While these achievements are imperfect they should prove adequate for
most application requiring a large and wide temperature range.
The previous analysis has shown that in the simple case of a CS amplifier it is possible
to compensate most of the influence of the body-effect. The required compensation will
however be strongly dependent on the tolerances of the doping concentrations of all three
epilayers and the thicknesses of the channel epilayer; as these values can vary by as much as
±50 % and ±10 %, respectively [125], this method is far from an ideal solution. While some
improvement was attained the maximum achievable voltage gain was still far below that




















































































(b) With source degradation
Figure 5.10
(i) Voltage transfer characteristics at 25 ◦C and 400 ◦C, (ii) DC output voltage, VO, for
input voltage, VI = 0 V and (iii) low-frequency open-circuit voltage gain, Avo, for the
common-source amplifier configurations in (a) Figure 5.9a and (b) Figure 5.9b, with the



























(b) Simplified small-signal model
Figure 5.11
(a) A basic differential amplifier with passive loads and constant current-sink bias and (b)
its simplified small-signal model. Ideal current-sink.
§2.4.2 are also greatly compromised by the body-effect the gain reduction is hard to recover.
For these reasons device isolation should utilised and will be adopted in the simulations for
the remainder of this chapter.
5.4 Differential Amplifier
The differential pair is a ubiquitous building block in analogue ICs. Their principle function is
to amplify the voltage difference between two inputs irrespective of the common signal [145].
A basic differential amplifier design is presented in Figure 5.11a. Transistors J1 and J2 each
work in a similar manner to CS amplifiers but with the important distinction that their
source terminals are coupled to a common current-sink.
The load devices and the current-sink work together to set the OP for the amplifier.
Kirchhoff’s first law requires that the sum of currents through each branches must equal
that of the sink; this requirement is expressible algebraically as
I = iD,1 + iD,2, (5.5)
where iD,1 and iD,2 are the drain currents for J1 and J2, respectively∗. The differential
configuration operates through steering the current between either branch in response to the
differential input voltage [145,164].
vid = vg,1 − vg,2 (5.6)
Current-to-voltage conversion is again achieved through use of the resistive load elements.
An important feature when an ideal current source is employed is that a signal ground
appears at the coupled source terminals [90]. The small-signal equivalent circuit for each half
∗Transistors J1 and J2 are assumed to have infinite input impedances such that iD = iS.
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of the differential amplifier circuit is then equivalent to that of a single-stage CS amplifier
having out-of-phase input voltages equal to half of vid. A corresponding simplified small-
signal model is given in Figure 5.11b. The small-signal output voltages can subsequently be
deduced as [90]
vd1 = −idRD (5.7a)
= −12gmvid(RD ‖ ro) (5.7b)
vd2 = +idRD (5.7c)
= +12gmvid(RD ‖ ro), (5.7d)
with a resulting small-signal differential output voltage of
vod = vd1 − vd2 (5.7e)
= −gmvid(RD ‖ ro) (5.7f)
= Avdvid (5.7g)




= −gm(RD ‖ ro) ≈ −gmRD. (5.7h)
For any real differential amplifier the current-sink will provide a finite output impedance.
This value of the output signal, vo, is then a function of both differential input voltage, vid,
and common-mode input voltage, vic, and the corresponding differential and common-mode
voltage gains, Avd and Avc, respectively, whereby Avc relates the change in vo with vic. The
combined influence may be succinctly expressed as






A suitable SPICE sub-circuit utilised in this section that is capable of simultaneously sup-
plying a differential and common-mode input signal during differential amplifier simulations
is shown in Figure 5.12∗ [145].
An important figure of merit for differential amplifiers is their common-mode rejection
ratio (CMRR) which quantifies their ability to reject common-mode signals and is in general
frequency dependent [90]. This is determined from the ratio of the differential and common-
∗ While the large-signal operation using this arrangement is correct, a proviso is that the small-signal


















A SPICE sub-circuit capable of simultaneously supplying differential and common-mode
voltage signals [145].




and is most often expressed in decibels using the equation∗
CMRR/dB = 20 log10
|Avd|
|Avc| . (5.10b)
The common-mode voltage gain should ideally be zero [145]. A finite value results from
a combination of any asymmetry of the differential pair and the finite small-signal output
resistance of the biasing current-sink [145]. In SPICE simulations the former can be readily
eliminated and thereby such simulations represent the upper limit for the CMRR for a given
circuit topology.
Further consideration can be given to the connections between devices for the differential
amplifier. Figure 5.13 presents the case of two source-coupled differential JFETs, i.e., the
tail point of the differential pair. Providing the source contact lengths in both Figure 5.13a
and Figure 5.13b are much larger than the transfer length for current flowing into them,
the bias current, I, can in each case be viewed as passing into the tail from each side
through a resistance RS. Both arrangements are therefore equivalent for OP analysis and
will provide the same value of VO. Conversely, assuming an ideal current-source sink, none of
the small-signal current will pass through the tail but will instead pass through the parallel
combination of Rimp and 2RS. While the value will depend on the length of the implanted
region and its resistivity it will be lower than the series combination of the contact resistances
and therefore a suitable option.
While this chapter focuses primarily on the low-frequency performance of the circuit,
an additional benefit of Figure 5.13b is the decrease in capacitance due to the reduction of
contact area. If the shared body region is connected to the source of each transistor then an
appreciable common-mode parasitic capacitance will unfortunately still exist; however, if the
body is tied to ground then this can be significantly reduced at the expense of reintroducing
the body-effect. Further discussion is outside the scope of this work.
The conclusions drawn from the discussion of the CS amplifier identify the suitability of
∗The conversion to dB require either that the input and output signals be of the same form, i.e. sinusoids,






































Interconnection configurations and equivalent circuits for two source-coupled JFETs.
active loads for achieving high voltage gain with minimal output bias voltage drift. Simi-
lar measures have been previously adopted by Patil et al. while developing SiC differential
amplifiers [96]. A viable differential amplifier with differential outputs is presented in Fig-
ure 5.14a.
An alternative arrangement employing a current-mirror load more commonly utilised
in IC designs is shown in Figure 5.14b [165]. While similar in appearance to Figure 5.14a
its underlying operation is very different∗. An advantage of this arrangement is increased
voltage gain when taking a single ended output which is more appropriate when constructing
multi-stage amplifiers such as op-amps; however, the finite small-signal output resistance of
J5 limits the value of gm,1(ro,1 ‖ ro,5).
In each of the circuits in Figure 5.14 a rudimentary current-sink has been formed using
a single DM JFET biased to operate in saturation to provide a relatively voltage insensitive
current of iDSS,3 [165]. Two unideal features are the voltage burden to ensure it operates in
the saturation and the finite output resistance. A suitable negative supply, VSS, is therefore
required to accommodate the voltage drop while maintaining vGS,1 at approximately zero
volts. With J1, J2, J4 and J5 matched, J3 set to twice the width of the other transistors†, and
VDD set to |2VSS| then VO will be fixed at half of VDD at all temperatures. The finite resistance
will unfortunately allow the coupled source voltage to change in response to common mode
signals, thereby introducing a finite common-mode gain, Avc, even for a perfectly matched
differential pair.
The proposed design ensures vGS,1 and vGS,2 at equilibrium will be zero, in harmony
with the source and sink transistors. J1 and J2 can conceivably be forward biased as much
as 2 V, provided the common-mode input is not excessive, in an effort to increase their
transconductance; however, the corresponding decrease in output resistance and the ap-
∗The useful benefits and limitations of positive feedback were discussed in §2.4.2.
†The equilibrium current through the sink is twice as large as through the other transistors causing the




















Differential amplifier configurations with (a) independent depletion-mode JFET active
loads and (b) current-mirror load providing differential to single-ended output conversion.
preciable difference in temperature coefficients identify this as a unsuitable option for this
configuration.
When using active loads in a differential amplifier with a shared current-sink bias, caution
must be taken to ensure the bias currents create the appropriate conditions for each of the
five JFETs, as small deviations in iDS can result in rather large changes in vDS of the load
devices which could potentially cause the amplifier’s OP to leave region III. The presence
of the body-effect is therefore also problematic for the differential amplifier. In this section
the body-effect is assumed to have been mitigated through appropriate electrical isolation
of devices as explained in the preceding section. If body-coupled transistors were to be
used then the increased substrate encroachment in the active load devices compared with
the sink device would mean that the correct geometrical ratio of dimensions to satisfy the
current-sinking requirement differs from the case for isolated devices [90]. Even if scaling was
performed in order to correctly bias all of the devices, the resulting difference in temperature
dependences between devices on accountWn,t andWn,b would introduce an appreciable drift
in VO. In such cases it may be possible to combat this through the combined use of a floating
voltage reference and current-mirroring in order to clamp VO in a similar manner as was
utilised in Figure 2.31 [95,166].
In the following SPICE simulations supply voltages of 15 V and −7.5 V were chosen to
establish a temperature insensitive value for VO of 7.5 V. Due to the large values for vDS,sat
these chosen values represent a reasonable lower limit for the current device specification.
Given the underlying symmetry of the circuit and the fact that the transconductance is a
function of vDS, provided VDD and VSS are scaled proportionally the voltage gain can be
increased. This is not possible, however, if the body-effect is present. The voltage gain
could also be improved through increasing of the width-length ratio of each device at the
expense of increase power dissipation.
Differential input VTCs in the absence of common-mode input for each circuit in Fig-




























Large-signal single-ended output voltage transfer characteristics at 25 ◦C (blue) and 400 ◦C
(red) for the circuits in (a) Figure 5.14a and (b) Figure 5.14b.
from observing the individual transistor currents and voltages as shown in Figure 5.15. Both
circuits steer current in response to a differential input which to maintain correct operation
is limited of approximately ±100 mV in each case. Sharper transitions of channel current,
iDS, appear in Figure 5.16b on account of the bootstrapping active of J4, which explains the
increase in differential voltage gain when taking a single ended output. The circuit in Fig-
ure 5.14a behaves much the same as two CS amplifiers; however, unlike the fixed biased CS
amplifier the voltage at the coupled-source node of the differential pair can float in response
to input voltages, giving rise to differences in the VTCs outside of the intended operating
region. When using a current-mirror as a load, as in Figure 5.14b, the behaviour is very
different. When all transistors are in saturation vDS,1 will follow vDS,2 and be very almost
equal in value regardless of the input. By extension vDS,1 will follow vDS,2. The differing
vGS’s due to the input facilitate the steering of current. The asymmetry in Figure 5.16b
about the equilibrium point is a consequence of the current-mirror which is driven from one
side only.
The small-signal values for |Avd| and |Avc| as a function of temperature for each circuit
in Figure 5.14 are presented in Figure 5.17 alongside their resulting CMRRs. The values of
|Avd| and |Avc| at 25 ◦C for the circuit in Figure 5.14a were found to be 33.4 (30.5 dB) and
1.91 (5.64 dB), respectively, when a differential output was taken. As expected, these values
go down with temperature, reaching 20.7 (26.3 dB) and 1.91 (5.41 dB) at 400 ◦C.
Similar figures are presented in Figure 5.17b for the circuit in Figure 5.14b. The values of
|Avd| and |Avc| at 25 ◦C were determined to be 32.4 (25.9 dB) and 0.96 (−0.61 dB), respec-
tively. The slightly lower values for |Avd| compared with the differential output value from
Figure 5.14 can be understood from the sub-unity gain of the bootstrapped voltage buffering
transistor J4; with body-effect included for the same selection of devices the voltage buffer-


























































































SPICE simulations of the differential input large-signal branch currents and voltages for
the circuits in (a) Figure 5.14a and (b) Figure 5.14b in the absence of common-mode input


































































































Small-signal (i) differential and (ii) common-mode voltage gains and (iii) corresponding
























Differential amplifier configurations with (a) independent depletion-mode JFET active
loads and (b) current-mirror load providing differential to single-ended output conversion,
including a current buffer to reduce the common-mode voltage gain.
While the gain of both circuits are comparable, the benefit found from using Figure 5.14b
is that a single ended output can be taken, reducing the need for further differential stages
or a subsequent differential to single-ended conversion stage to be included.
The corresponding values of CMRR are acceptable for many applications but far from
ideal. It is possible to use an additional transistor in a common gate (CG) configuration as
a current buffer for the sink transistor, a process known as cascoding∗, in order to stabilise
vDS,5 [164, 165], as shown in Figure 5.18. The additional voltage burden and the desire to
maintain a temperature independent OP requires that VSS be increased to −15 V and a gate
voltage, VGG, on J6 to be −7.5 V†.
SPICE simulations for the large-signal VTCs were repeated for the circuits in Figure 5.18
with the results presented in Figure 5.19. These are, as expected, almost indistinguishable
from those in Figure 5.15. The differential small-signal voltage gains given in Figure 5.20
also closely resemble the results of the previous analysis. Now, however, the common-mode
voltage gain is significantly reduced due to the ability of J6 to stabilise vDS,3. For Figure 5.18a
and Figure 5.14b the maximum value for |Avc| at 400 ◦C was found to be 0.03 (−30.86 dB)
and 0.02 (−32.95 dB), respectively. This resulted in significant improvement in the CMRR
of each amplifier, increasing to 721.13 (57.16 dB) and 895.66 (59.04 dB), respectively, at
400 ◦C.
The only notable published work on SiC JFET differential amplifiers comes from Patil et
al. whose key results were presented in §2.4.3 [96,162]. Their devices and circuit arrangement
share similarity to those developed and utilised in this work with the only major distinction
∗A similar procedure could in fact be used on the active loads to enhance voltage gain, but only if a
larger positive supply voltage is utilised.
†The supply voltage could be derived from the existing supply voltages; however, this is outside the scope




























Large-signal single-ended output voltage transfer characteristics at 25 ◦C (blue) and 400 ◦C
(red) for the circuits in (a) Figure 5.18a and (b) Figure 5.18b.
being their choice of 6H–SiC over 4H–SiC [162]. In their work no mention was given to the
body-effect or that steps were taken to electrically isolate the devices. One possibility is
that the large supply voltage of 45 V used was able to mitigate its influence through the
introduction of a large negative vBS on the load devices, such that the gain reducing effect of
gmb was sufficiently diminished, while simultaneously increasing the output resistance and
transconductance of the differential pair. They were able to achieve large differential voltage
gains of roughly 160 (44 dB) for an active loaded amplifier. Their accompanying figures
suggest both increase of load resistance by source degradation and the use of many parallel
devices to increase the effective device channel width are the reasons behind the large voltage
gain. Similar conditions applied to the SPICE simulations were able to provide comparable
and improved results. Their inability to maintain a stable DC output voltage is a major
limitation for their work which has been successfully eliminated in the circuit presented in
this chapter.
5.5 Level Shifter and Voltage Buffer
While both the JFET CS and differential amplifier boasts a large input impedance, at least
at low frequencies, their output impedances leave much to be desired, particularly when
active loads are utilised. The output for each amplifier stage can be modelled as either a
Norton or Thévenin equivalent circuit, as are illustrated in Figure 5.21, where INo and RNo
are the Norton equivalent current source and resistance, respectively, and VTh and RTh are
the Thévenin equivalent voltage source and resistance, respectively∗.
When a finite load is coupled to the output of a voltage amplifier the output signal is split
between the amplifier’s Thévenin equivalent output resistance, Ro, and the load resistance,


































































































Small-signal (i) differential and (ii) common-mode voltage gains and (iii) corresponding











Norton and Thévenin equivalent circuits.





To maximise voltage transfer it is therefore desirable for the output impedance of the am-
plifier to have a much lower impedance than the load.
A circuit which can accept a signal from a voltage amplifier with moderately high output
impedance and reproduce it at its low impedance output is referred to as a voltage buffer∗.
This process can be achieved using the common drain (CD) amplifier topology, also know as
a source-follower, whose general IC configuration is given in Figure 5.22a. The corresponding
small-signal model of the CD amplifier with body-effect included is given in Figure 5.22b.
Here g−1mb represents the equivalent resistance between source and body, looking into the
source† [90]. Provided Ri remains very large, vg will equal the input voltage, vi. From
Figure 5.22b the output and input voltages can be deduced as
vo = gmvgs(ro ‖ g−1mb) (5.12)
∗A voltage buffer is needed only if the amplifier is driving a resistive load.
























The general source-follower configuration (a) circuit schematic and (b) its small-signal





vi = vgs + vo (5.13a)
= vgs + gmvgs(ro ‖ g−1mb). (5.13b)














and the buffer output resistance as
Ro =
[
g−1m ‖ g−1mb ‖ ro
]
. (5.15)
From Equations 5.14 and 5.15 it is clear that the body-effect will have a drastic negative
influence on the performance of the voltage buffer, thereby strengthening the argument for
electrically isolating the bodies. For the devices under study, the influence of the finite output
resistances of J1 and the current-sink will only minimally degrade the buffering capability.
The simplest approach for achieving the current-sink is again to use a matching DM
JFET as configured in Figure 5.23. If no current is drawn from the input then the current
through each transistor is the same. When both devices are in saturation vGS,2 is held at zero
causing vO will follow vI. This is suitable for the output stage of an op-amp, but requires
first that the DC input voltage be level-shifted to zero.
The large-signal VTC for the circuit in Figure 5.23 determined using SPICE is presented
in Figure 5.24 (solid line) alongside the ideal unity gain characteristic (dashed line). The
low-frequency small-signal voltage gain at 25 ◦C and 400 ◦C where found to be 0.99 and 0.98,






















Voltage transfer characteristic for the source-follower circuit in Figure 5.23 at 400 ◦C (solid
line) in comparison with the ideal voltage buffer (dashed line).
The source-follower configuration can also be used to achieve voltage shifts; this is de-
manded to establishing appropriate bias conditions at the input of successive stages. This
can be achieved in one of two basic ways [164]. The first method requires that J2 in Fig-
ure 5.23 sources a current appropriate to introduce a finite vGS for J1. It is more often
required that the level at VO be lower than VI, thereby requiring a positive vGS for J1. The
reduction of the input impedance of J1 limits that amount of voltage that can be dropped in
any one stage and is therefore inconvenient. The resulting asymmetry between transistors
also introduces a temperature dependence suggesting its unsuitability. The second com-
monly utilised option is to place a resistor between J1 and J2 over which a voltage may be
dropped. An issue with this is that the resistance will likely have a different temperature


















(b) With current buffer
Figure 5.25
























(b) With current buffer
Figure 5.26
Voltage transfer characteristics for the voltage level-shifter depicted in (a) Figure 5.25a and
(b) Figure 5.25b.
A simple solution to this problem is the circuit in Figure 5.25a which replaces the resistor
with a JFET. Taking VI from the previous stage as half VDD; making all three JFETs
identical, including their contact resistances; and choosing the supplies such VDD = |2VSS|,
then from Ohm’s law VO will equal 0 V. Provided that VI remains half of VDD, which has been
shown possible, then VO will hold steady regardless of temperature. This value is suitable
both for the input of a subsequent gain stage and the output stage. This arrangement is
highly process insensitive as the ratio of all three devices will remain the same. It will also be
insensitive to supply variation, i.e., maintain a large power supply rejection ratio (PSRR),
provided the ratio is adequately maintained and their values are large enough to ensure all
devices remain in saturation.
A VTC at 400 ◦C is given in Figure 5.26a. The major issue is that the output signal
will undergo voltage division, splitting equally between J3 and J4. The voltage gain at 25 ◦C
and 400 ◦C expectedly reduces to 0.49 and 0.48, respectively. The circuit in Figure 5.25b
overcomes this by casoding a CG transistor to act as a current buffer between the output
and the sink. To maintain the appropriate bias conditions and temperature insensitivity VSS
must be increased to −15 V and a VGG of −7.5 V should again be used. The corresponding
VTC at 400 ◦C is given in Figure 5.26b and shows that the voltage gain is almost entirely
recovered, achieving and |Avo| of 0.97 and 0.95 at 25 ◦C and 400 ◦C, respectively.
5.6 Operational Amplifier
An ideal op-amp senses the voltage difference across its two inputs and produces a frequency
independent amplified version at its output, irrespective of the connected load and without
drawing any current from the signal source. Other important features are an infinite CMRR






















Block model for a negative feedback
voltage amplifier.
The preceding findings suggest these requirements can be sufficiently satisfied through
combining the aforementioned circuit topologies, using a differential amplifier stage with
single-ended output as the input stage, a level-shifter, a cascaded CS amplifier to enhance
the gain, a second level-shifter and lastly an output buffer to provide a low impedance output.
While it has been shown that the temperature dependence of the DC output drift can be
effectively eliminated through a careful selection of device geometries and supply voltages
the simulated voltage gain was found to vary noticeably. Inconsistencies in the material and
fabrication process can also introduce gain inconsistencies between batches. An inherent and
extremely useful property of an op-amp is that it may utilise negative feedback to stabilise
the gain close to a desired value.
The non-inverting amplifier configuration presented in Figure 5.27 provides an example
of negative feedback applied to op-amp U1∗. With reference to the corresponding block
diagram in Figure 5.28 a proportion of vO appears at the negative input of U1 through the






vO = Ao(v+ − v−) (5.17a)
= Ao (vI − vOB) (5.17b)
the resulting closed-loop voltage gain, assuming an op-amp with finite open-loop voltage














∗Supply connections are omitted for conciseness.
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This analysis suggests that provided the open-loop gain can be made sufficiently large then
the closed-loop voltage gain will approximately equal to a fixed value determined by the
choice of external impedances. If Z1 and Z2 are made resistors having comparable tempera-
ture coefficients then the gain can be made almost independent of temperature. It’s worth
noting that while the ratio of the two feedback resistors is the significant factor in determin-
ing the gain, larger values will have a smaller loading effect on the amplifier and are thus
more desirable. It is therefore sensible to select resistance values at least twenty times larger
than the output impedance of the op-amp.
The input impedance of the non-inverting amplifier remains high, equaling that of the
non-inverting input. In the limiting case where the feedback impedances are replaced by







The influence of the amplifier’s open-loop voltage gain also has the affect of massively re-
ducing the output impedance of the amplifier providing an extremely high quality voltage
buffer suitable for use alongside very low resistance loads.
The circuit schematics for the proposed 4H–SiC NLDM JFET op-amp is presented in
Figure 5.29. SPICE simulation were performed using both ±15 V and ±30 V supplies for
comparison. The open-loop VTC using ±15 V supplies is presented in Figure 5.30a for
25 ◦C and 400 ◦C, assuming a common-mode input of 0 V. The corresponding low-frequency
small-signal differential voltage gain as a function of temperature between 25 ◦C and 400 ◦C
is given in Figure 5.30b. When using the ±15 V supplies theses values were found to vary be-
tween 1024.6 (60.2 dB) and 372.6 (51.4 dB) between the low and high temperature extremes.
Repeating the simulations using ±30 V supplies revealed an increase in gain at 25 ◦C and
400 ◦C to 9554.9 (79.6 dB) and 3179.4 (70.0 dB), respectively. The non-linear dependency of
voltage gain on supply voltage is due to the cascading of the gain stages.



















































(b) Small-signal voltage gain
Figure 5.30
(a) Open-loop voltage transfer characteristic of the proposed 4H–SiC operational amplifier
at 25 ◦C (blue line) and 400 ◦C (red line) using ±15 V supplies and (b) the corresponding
low-frequency small-signal differential voltage gain between 25 ◦C and 400 ◦C using ±15 V
or ±30 V supplies.
closed-loop gain of Equation 5.18b is given in Figure 5.31, from which it can be observed
that Equation 5.18b is a reasonable approximation of Equation 5.18a, provided Ao can be
made two orders of magnitude larger than B−1 at the highest temperature of interest. From
Figure 5.30b it can be concluded that to maintain a relatively temperature insensitive closed-
loop voltage gain up to 400 ◦C when using ±15 V or ±30 V supplies its value must be limited
to approximately 5 and 30, respectively. If higher closed-loop voltage gains are required
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Figure 5.31
Closed-loop voltage gain, A, normalised by the feedback factor, B, as a function of




























(b) Small-signal voltage gain
Figure 5.32
(a) Closed-loop voltage transfer characteristic of the proposed 4H–SiC operational
amplifier at 25 ◦C (blue line) and 400 ◦C (red line) using ±15 V supplies and (b) the
corresponding low-frequency small-signal differential voltage gain between 25 ◦C and 400 ◦C
using ±15 V or ±30 V supplies, for a reciprocal feedback factor of 11.
§2.4.2 can be included.
The op-amp circuit was subsequently configured into the close-loop arrangement of Fig-
ure 5.27 which in practice may be achieved through use of on chip epitaxial resistors. Resis-
tance values where chosen to establish an ideal closed-loop voltage gain of 11. The simulated
large-signal VTCs for 25 ◦C and 400 ◦C are presented in Figure 5.32a. The variation in volt-
age gain between the two temperature extremes is shown to be significantly reduced. The
dependence on input single is also improved by the negative feedback, significantly increasing
the linearity of the amplifier. The usable output swing at 400 ◦C is limited to approximately
±4 V, required for maintaining all devices in saturation. This may be improved by using
higher voltage supplies, by reducing the amount of series resistance and though biasing the
CS amplifier in the second gain stage to incorporate the negative supply range; the latter
solution has the additional advantage of increasing the voltage gain. A comparison of the
closed-loop small-signal voltage gain between 25 ◦C and 400 ◦C whilst using ±15 V and 30 V
supplies is given in Figure 5.32b for an ideal gain of 11. The order of magnitude difference
in open-loop gain at 400 ◦C when using these supply voltages is reflected in the amplifiers
ability to established a constant value. The results suggest that the variation between 25 ◦C
and 400 ◦C could be made much less than 1 %.
5.7 Summary
Pertinent IC compatible voltage amplifiers have been investigated using SPICE, employing
the custom asymmetric twin-gated JFET compact model developed in §4.4, with model
parameters matched to an experimental data set for a 4H–SiC 9 µm by 250 µm device. In
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each case the DC output voltage, low-frequency small-signal voltage gain and output signal
swing have be calculated in the temperature range 25 ◦C and 400 ◦C and qualified by their
static and small-signal models. Reasonable and consistent supply voltages were adopted so
as to achieve realistic values and facilitate comparison between topologies.
The influence of the body-effect was found to have devastating effect on the voltage gain
and DC voltage stability of the circuits studied. Use of a lower doped body epilayer and large
body-source reverse bias were found to reduce its impact; however, its degrading influence
was noticeably present even for a simultaneous doping concentration and body-source bias as
low as 9× 1014 cm−3 and −22.5 V, respectively. Using device scaling and voltage feedback
it was shown that a reasonable degree of OP stability could be achieved across a wide
temperature range for the case of a CS amplifier. This design was, however, sensitive to
process variations and continued to exhibit significantly reduced voltage gains compared
with electrically isolated devices. More complex structures provided less favourable results.
It was concluded that electrical isolation of devices using RIE was the most appropriate
solution.
While passive loads were found to provide a relatively constant voltage gain over the
full temperature range the low resistances required to achieve suitable OPs imposed serious
restrictions on the values that could be attained; in the specific case of a CS amplifier with
a 15 V supply the achieved value was close to −3. A 1.7 V variation in output bias further
identifies them as an unsuitable choice for use in direct coupled op-amps. Conversely, re-
placing the resistor with an isolated DM JFET provided an open-circuit voltage gain of 33.4
(30.5 dB) and 20.7 (26.3 dB) at 25 ◦C and 400 ◦C, respectively, whilst maintaining a temper-
ature invariant output bias of VDD/2. Inclusion of the body-effect was found to reduce the
gain at 25 ◦C and 400 ◦C to just 5.53 and 5.13, respectively, with the additional consequence
of introducing a 460 mV variation in DC output bias. The voltage gain was found to be ap-
proximately proportional to the ratio of the amplifying transistors transconductance and the
active load’s body-transconductance, preventing device scaling from being used to increase
its value. Setting the body doping concentration and body-source bias to 9× 1014 cm−3 and
−22.5 V, respectively, and introducing negative voltage feedback to the load increased the
gain to 14.7 and 12.1 at 25 ◦C and 400 ◦C, respectively, and reduce the bias variation to
roughly 2 mV.
A differential amplifier with current-mirror load and DM JFET current-sink, formed
from electrically isolated devices, was similarly able to provided differential voltage gains of
32.9 (30.3 dB) and 20.2 (26.1 dB) at 25 ◦C and 400 ◦C, respectively, from a ±15 V supply,
while simultaneously providing differential to single-ended conversion. Current buffering was
utilised to mitigate the finite output resistance of the the current-sink to provide correspond-
ing CMRRs of 2296.39 (67.22 dB) and 895.66 (59.04 dB) at 25 ◦C and 400 ◦C, respectively.
Thermal stability of the DC output voltage was achieved by ensuring identical bias voltages
for each device through the appropriate selection of supply voltages.
A temperature and supply insensitive voltage level-shifter was also demonstrated, ex-
hibiting low-freqency small-signal voltage gains of 0.97 and 0.95 at 25 ◦C and 400 ◦C, respec-
tively. Bias point stability was again achieved by matching the biasing and thus temperature
coefficients for each device.
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Subsequently, a design was presented for a two-stage 4H–SiC op-amp comprised solely
of NLDM JFETs. Low-frequency small-signal voltage gains of 9554.9 (79.6 dB) and 3179.4
(70.0 dB) were achieved at 25 ◦C and 400 ◦C, respectively, from a ±30 V supply. The close-
loop voltage gain was shown to be essentially independent of temperature provided the
open-loop voltage gain at the maximum temperature of interest is at least two orders of
magnitude larger.
Configuring the op-amp as a non-inverting amplifier with an ideal closed-loop gain of
11 the value was found to change by just 1 % between 25 ◦C and 400 ◦C whilst significantly
increasing the amplifier’s linearity. Larger supply voltages, wider channel widths, shorter
gate lengths, reduced series resistance and bootstrapping techniques where identified as






This thesis has been concerned with addressing the demand for monolithically integrated
signal conditioning electronics for hostile environment sensors systems utilising 4H–SiC. The
junction field effect transistor (JFET) has been identified as the most suitable candidate
for achieving this goal due to the relative stability of their majority carrier current with
temperature, their insensitivity to radiation and their excellent junction isolation. Whilst
a moderate body of pertinent research information exists the literature was found to be
deficient in several key areas. The most important of these have be covered in this thesis,
namely the electrical properties of 4H–SiC at high temperature, the development of a suitable
compact model for integrated circuit (IC) 4H–SiC JFETs and the necessary requirements
for circuits to operate consistently across a wide temperature range.
A discussion of the electronic band structure of 4H–SiC has identified the need for suitable
material specific models for the purposes of carrier statistics and transport calculations.
An analytic expression for the density of states (DOS) suitable for each of the relevant
conduction bands has been developed based on a k.p approximation of the dispersion near
their minima. This was subsequently used to provide appropriate expressions for the thermal
equilibrium electron and hole concentrations in N and Al doped 4H–SiC subject to pertinent
extrinsic effects. From these results a set of computationally efficient models have been
developed that are suitable for use in Simulation Program with Integrated Circuit Emphasis
(SPICE) compact models. Such models are of great utility for describing important electronic
properties of 4H–SiC, including the free carrier concentrations and p-n junction built-in
potentials, in areas where low computational overhead are important. The scope of the
approximation do, however, extends far beyond use in SPICE. Appropriate expression for
the DOS effective mass have also been developed that allow the influence of band non-
parabolicity and occupation of high energy bands to be accounted for in many of the existing
expressions developed under the assumption of single parabolic bands.
The influence of multiple non-parabolic conduction bands on the low-field transport
properties of electrons in 4H–SiC has also been covered. Appropriate weighting functions
for the momentum relaxation time and conductivity effective mass have been identified and
should replace those currently found in 4H–SiC literature that assume parabolic bands. A
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key finding was that the effective mass in each conduction band for all directions on the basal
plane is the arithmetic mean of the principle axis effective mass tensor components parallel
to the plane. The similarity of this value in the lowest two bands means the statistical
average value at any temperature should remain fairly constant irrespective of temperature
and electric field strength. Conversely, the non-parabolic conduction band dispersion in
the direction of the principle axis was found to introduce a temperature dependence to
the effective mass, causing its expectation value to increase roughly linearly by 19% and
21% between 25 ◦C and 400 ◦C in the first and second conduction bands, respectively. The
derived expressions in context with a two band conductivity model provide much needed
insight into the temperature dependence of the electron transport properties in 4H–SiC
currently overlooked in the literature.
N-channel lateral depletion-mode (NLDM) JFETs with gate lengths of 9µm and gate
widths of 250 µm have been realised using a commercial n-type 4H–SiC wafer with three
layers of homo epitaxy and conventional planer processing techniques. The fabricated devices
displayed excellent long channel device characteristics with turn-off voltages and current
densities consistent with bulk theory. The experimental measurements strongly support
the suitability of 4H–SiC NLDM JFETs for developing IC analogue amplifiers suitable of
operation at temperatures as high as 400 ◦C.
Annealed Ni/Ti contacts on 2× 1019 cm−3 doped N implanted layers provided sufficiently
low contact resistance to the channel epilayer. Horizontal current flow through the contact
side wall and the difference in sheet resistance under the contact were found to increase the
calculated values of the specific contact resistance determined from transfer length method
(TLM) test structures by as much as 10%. The lowest recorded value of specific contact resis-
tance was 1.90(50)× 10−5 Ω cm2 with a corresponding sheet resistance of 7.89(9)× 102 Ω/.
Inhomogeneity in sheet resistance and specific contact resistivity across the sample was at-
tributed to known processes variations that can be mitigated in large scale production.
An accurate compact model has been developed in the framework of the gradual chan-
nel approximation (GCA) that is suitable for describing the electronic characteristics of the
NLDM JFETs under study. Notable features include electric field dependent mobility, asym-
metric twin gate operation and SiC specific parameter thermal models. Efficient empirical
corrections to the GCA near to and above pinch-off capable of close agreement with experi-
ment were presented that are highly suitable for compact modelling. The compact model was
successful in quantitatively accounting for the large variation of the channel current cause by
the body-effect present in both experimental measurements and technology computer aided
design (TCAD) simulations. A number of 4H–SiC material parameters pertinent to describ-
ing the operation of bulk devices have studied and suitable mathematical thermal models
have been presented that are suitable over the full range of temperatures between 25 ◦C and
400 ◦C. Comparisons with experimental results have demonstrated excellent agreement for
a wide range of gate, body and channel biasing and temperatures.
SPICE simulations employing the aforementioned compact model with model parame-
ters matched to an experimental data set for a 4H–SiC non-self aligned 9µm long by 250 µm
wide gate length device have been performed with measurements of the direct current (DC)
output voltage, low-frequency small-signal voltage gain and output signal swing in the tem-
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perature range 25 ◦C and 400 ◦C reported. The influence of the body-effect was found to have
devastating effects on the voltage gain and DC voltage stability of all circuits studied. Low
body epilayer doping and large body-channel reverse biases were proposed to limit its impact;
however, further SPICE simulations predicted a significant influence even for concentrations
and junction bias as low as 9× 1014 cm−3 and −22.5 V, respectively. Current-mirroring cir-
cuits were suggested as a suitable option for attaining DC stability in the presence of the
body-effect providing stable voltage references can be developed. Unfortunately, this will
fail to account for the prominent reduction in gain and the effectiveness of gain enhancing
bootstrapping techniques. Electrical isolation of devices by reactive ion etching (RIE) was
suggested as a practical option for elimination all of the resulting effects.
Passive loads were found to provide a relatively constant voltage gain over the full temper-
ature range. Unfortunately, their values are too low for the majority or desired applications
and resulted in larger variation in the DC bias point at the output. Matched depletion mode
(DM) JFETs were shown to be suitable for providing suitably high voltage gain equal to
half the intrinsic JFET gain of either device, while achieving a stable output bias voltage
at all temperatures of interest. A differential amplifier with positive feedback was shown
to provide the necessary differential to single-ended output conversion, with the resulting
differential voltage gain in close agreement with theory.
A design for a two-stage 4H–SiC operational amplifier (op-amp) using a culmination of
the individual circuits previously covered was lastly presented. Low-frequency small-signal
voltage gains of 9554.9 (79.6 dB) and 3179.4 (70.0 dB) were achieved at 25 ◦C and 400 ◦C,
respectively, from a ±30 V supply. By selecting an ideal value of closed-loop gain at least two
orders of magnitude lower than the op-amp’s open-loop gain at the maximum temperature
of interest a gain variation of less than 1 % was achieved between 25 ◦C and 400 ◦C. Larger
supply voltages, wider channel widths, shorter gate lengths and smaller non-self alignment
resistance where identified as means of further increasing the voltage gain without the need
for redesigning the circuit.
6.2 Future Work
This work has been highly successful in addressing the major barriers for the development of
hostile environment electronics based on SiC JFETs. It also provides a excellent framework
for further work. A few pertinent areas where extended study should be made are described
below.
The proposed JFET compact model has so far been very successful in describing the
electrical properties of the fabricated NLDM devices. While efficient, the use empirical
parameters to describe the output current and dynamic resistance in saturation does unfor-
tunately place a large emphasis on curve fitting techniques which provides little insight in
device behaviour in this region. Such values cannot be accurately determined a priori and
thus requires that devices first be fabricated and characterised before appropriate values can
be determined. Further study of the two-dimensional effects close to and above pinch-off is
therefore desirable provided sufficiently efficient models can be derived.
Circuit performance depends greatly on the device specifications. For example the chan-
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nel depth plays a major role in determining the channel voltage to achieve current saturation.
Voltage burdens significantly limit the output voltage swing of an amplifier and imposes a
minimum supply range on a circuit. Device designs should thereby be selected to better cor-
responding with their intended application. The voltage burden can be further minimised
through reduction of the non-self alignment resistances; ideally a self-aligned process should
be used.
While the models developed can account for dynamic effects the discussion has so far been
limited to low-frequencies. The motivation for this decision was that bias point stability was
one of the primary points of interest. The effect of parasitic capacitance and the inclusion
of Miller compensation are discussed in great detail in related textbooks.
In order to attain a fundamental understanding of the device behaviour the applications
and discussions have been limited to few simple examples. While meeting the necessary
criteria for low-frequency operation over a wide temperature range more work should be
performed to optimise op-amp voltage gain. Many of the bootstrapped topologies capable
of enhancing voltage gain can be adopted for this purpose whilst still maintaining thermal
stability. One criticism of the proposed op-amp design, that can be corrected for, is that the
swing of the last gain stage does not utilise the negative supply voltage. This has the effect
of significantly reducing the signal swing and voltage gain. In reality the the DC input to
the common source (CS) amplifier can be brought very close to the negative rail, provided
negative common-mode voltage is not of interest. This can be done through the use of
current mirroring, but first requires stable voltage level-shifter circuits to be developed.
Lastly, process variability is known to have a significant effect on the performance of
SiC ICs, in large part due to the inconsistencies of the semiconductor epilayers. Following a
dedicated study of this variability, it will be possible to included these influences in future





(a) GATE (b) NIMPL (c) MESA
(d) NCONT (e) PCONT
(f) TOPUP (g) PROTE
Figure A.1
Photomask outline for the lateral p-n junction diode used in this study (1:100 scale).
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(a) GATE (b) NIMPL (c) MESA
(d) NCONT (e) PCONT
(f) TOPUP (g) PROTE
Figure A.2
Photomask outline for the non-self aligned JFET with 9 µm gate length and 250 µm gate






























































































































































































Model parameters for the proposed JFET compact model, including pertinent extracted
values determined form curve fits to experimental data between 25 ◦C and 400 ◦C.
Parameter Symbol Description Unit Value
level channel model 1 2
capop capacitance model 1 1
tref reference temperature ◦C 25.0
lscale channel length scale 1 1.0
wscale channel width scale 1 1.0
g0 G0 open-channel conductance S 5.65× 10−3
phi0t φ0,t gate-channel contact potential V 2.92
phi0b φ0,b bulk-channel contact potential V 2.82
phipt φp,t gate-channel pinch-off voltage V 8.67
phipb φp,b body-channel pinch-off voltage V 279
xi Ξ field dependent mobility factor V−1 3.13× 10−2
lambda λ channel-length modulation factor V−1 2.51× 10−2
gamma γ channel-length modulation factor V−1 9.68× 10−2
chi χ expop smoothing factor 1 2.33× 10−1
rd Rc drain contact resistance Ω 42.7
rg Rc gate contact resistance Ω
rs Rc source contact resistance Ω 42.7
rb Rc body contact resistance Ω
xd xˆd drain non-self alignment relative length 1 3.85× 10−1
xs xˆs source non-self alignment relative length 1 3.85× 10−1
yds yˆds non-self alignment relative depth 1 0 9
ist Is gate-channel reverse saturation current A




Model parameters for the proposed JFET compact model, including pertinent extracted
values determined form curve fits to experimental data between 25 ◦C and 400 ◦C. (cont.)
Parameter Symbol Description Unit Value
alphat α gate-channel carrier injection ratio 1
alphab α body-channel carrier injection ratio 1
cj0t Cj,0 gate-channel zero-bias capacitance F
cj0b Cj,0 body-channel zero-bias capacitance F
fc FC forward bias capacitance coefficient 1
delta1 ∆1 capacitance smoothing factor V
delta2 ∆1 capacitance smoothing factor V
g0_tc1 open-channel conductance tempco 1 −2.59
g0_tc2 open-channel conductance tempco 1 7.24
g0_tc3 open-channel conductance tempco 1 1.87× 10−1
na Na gate epilayer dopant concentration m−3 2.10× 1025
nac Nd gate epilayer dopant compensation m−3 1.00× 1023
nd Nd channel epilayer dopant concentration m−3 1.05× 1023
ndc Na channel epilayer dopant compensation m−3 2.00× 1021
nb Na body epilayer dopant concentration m−3 4.00× 1021
nbc Nd body epilayer dopant compensation m−3 1.00× 1021
phip_tc pinch-off voltage tempco ◦C−1 −2.96× 10−5
xi_tc field dependent mobility factor tempco 1 −8.78× 10−2
lambda_tc channel-length modulation factor tempco ◦C−1 3.39× 10−4
gamma_tc channel-length modulation factor tempco ◦C−1 −4.40× 10−4
chi_tc expop smoothing factor tempco ◦C−1 −1.51× 10−3
rd_tc drain contact resistance tempco ◦C−1 1.25× 10−2
rg_tc gate contact resistance tempco ◦C−1
rs_tc source contact resistance tempco ◦C−1 1.25× 10−2
rb_tc body contact resistance tempco ◦C−1
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